2,081,649open jobs
123,207companies
246,252added this week
Browse all
Salary
≈ $47k – $88k per year (Estimated)
Location
In office (Ottawa)
Seniority
Junior
Visa
Positions approved through LMIA in 12 months: 5 · for this role: 2
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 23, 2026. Ciena Corporation scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Ciena Corporation is an American networking systems company that makes optical transport platforms, coherent optical modules, routing and switching equipment and network automation software. Its customers include telecom operators, cloud and data center providers, governments and large enterprises, and it runs a major research and development centre in Ottawa, Canada. Listed on the New York Stock Exchange, the company is headquartered in Hanover, Maryland, United States.

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being-on and off the job. Connect with a career that matters.

Join the Wavelogic team developing advanced high-speed analog circuits used in Ciena's optical fiber transmission solutions. The role contributes to mixed-signal IP blocks for the Wavelogic family of products, including high-speed DAC and ADC circuits, SERDES solutions, transimpedance amplifiers, modulator driver circuits, and precision analog circuits for control and monitoring functions. Work spans advanced deep-submicron CMOS and/or BiCMOS design and characterization in Ciena's state-of-the-art lab.

How you will make an impact:

  • Design complete and detailed analog blocks under the guidance of a senior analog design engineer.
  • Collaborate with layout team members on overall implementation through full GDSII delivery to Ciena’s integration partner.
  • Provide regular status updates, participate in team meetings, and share experience with the group.
  • Characterize analog circuits in Ciena’s state-of-the-art lab, from test chips through full product implementation, with members of the Analog Macro Integration team.

The must haves:

  • Education: Working towards completion of Bachelors, Masters or PhD in electrical engineering, computer science or other applicable scientific study.
  • Experience: Previous internship, co-op, or applied project experience relevant to the role.
  • Experience leading designs in advanced BiCMOS and/or CMOS technology.
  • Ability to methodically address technical problems.
  • Excellent organization, written and oral (English) interpersonal skills.
  • Proficiency with use of applicable design tools from Cadence, Mentor and Synopsys for analog design (eg. Virtuoso, Calibre, STAR-RC, MMSIM).

Nice to haves:

  • Experience with 2.5D or 3D E-M tools such as HFSS or EMX.
  • Experience with mixed-signal design validation using state-of the art probing and test equipment.

Pay range:

The salary range for this position is 75,100 - 119,900.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,081,649 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Ottawa
$39k – $74k per year · Equity · In office · Internship · 1+ year exp · Bachelor's Degree · Vancouver
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
QA
Rest-Assured
Apply
$39k – $74k per year · Equity · In office · Internship · 1+ year exp · Bachelor's Degree · Ottawa
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
QA
Rest-Assured
Apply
≈ $56k – $106k per year (Estimated) · Hybrid · 5+ years exp · Bachelor's Degree · Toronto
Python
Analytics
Power BI
Apply
≈ $74k – $129k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · Toronto
Chips/EDA
KiCad
Apply
≈ $56k – $113k per year (Estimated) · In office · Calgary · Victoria · Mississauga
Python
Verilog
C++
VHDL
SpaceTech
DO-178C
DO-254
IBM DOORS
Apply
≈ $32k – $56k per year (Estimated) · In office · India
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys StarRC
Cadence Pegasus
Apply
≈ $27k – $57k per year (Estimated) · In office · India
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys StarRC
Cadence Pegasus
Apply
≈ $80k – $158k per year (Estimated) · In office · Singapore
Python
Perl
AI/ML
AI Agents
Agentic Workflows
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Synopsys StarRC
Apply
$87k – $95k per year (gross) · In office · Full-Time · 6+ years exp · Singapore
Python
Perl
AI/ML
AI Agents
Agentic Workflows
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Synopsys StarRC
Apply
$277k – $350k per year · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Austin · Cupertino
Python
Verilog
Perl
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Siemens Calibre
Cadence Voltus
Cadence Spectre
Synopsys StarRC
Cadence Quantus
Ansys RedHawk
Ansys Totem
Synopsys PrimeSim
Synopsys Custom Compiler
Apply
$51k – $81k per year · Equity · In office · Full-Time · Master's Degree · Ottawa
Python
C++
SystemC
MATLAB
MATLAB
Simulink
DevOps
Git
Linux
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Cadence AMS Designer
Management
Confluence
Apply
≈ $67k – $118k per year (Estimated) · Equity · In office · Full-Time · Bachelor's Degree · Ottawa · Braunschweig
Apply
In office · Internship · Ottawa
Python
C++
DevOps
Git
TCP/IP
Apply
$67k – $139k per year · Equity · In office · Full-Time · 7+ years exp · Bachelor's Degree · Ottawa
C++
DevOps
Rest API
Bitbucket
GitHub
Linux
Apply
≈ $70k – $123k per year (Estimated) · Equity · In office · Full-Time · 10+ years exp · Bachelor's Degree · Ottawa
Chips/EDA
LTspice
Cadence Allegro
Apply
$39k – $74k per year · Equity · In office · Internship · 1+ year exp · Bachelor's Degree · Ottawa
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
QA
Rest-Assured
Apply
$39k – $74k per year · Equity · In office · Internship · 1+ year exp · Bachelor's Degree · Ottawa
Python
C++
DevOps
Git
QA
Rest-Assured
Apply
≈ $49k – $86k per year (Estimated) · In office · Full-Time · 5+ years exp · Ottawa
Apply
≈ $33k – $62k per year (Estimated) · In office · Full-Time · 2+ years exp · Ottawa
Apply
≈ $28k – $52k per year (Estimated) · In office · Full-Time · Ottawa
Apply
See all jobs
This is one of many
2,081,649 more open roles from verified company boards, updated every day.