2,078,408open jobs
123,234companies
250,958added this week
Browse all
Salary
≈ $111k – $222k per year (Estimated)
Location
Remote (likely Czech Republic)
Seniority
Senior · 6+ years exp

Confirmed on the employer's own hiring board on Oct 31, 2026. First seen by Alion on Oct 27, 2026.

Overview
Company
Impact
Profile match
Ciklum is a software engineering company founded in 2002 with roots in Ukraine. It builds dedicated development teams and digital products for global clients. The company employs thousands of engineers across Europe and Asia.

Ciklum is looking for an Expert Logic Design Engineer to join our team full-time in the Czech Republic.

We are a custom product engineering company that supports both multinational organizations and scaling startups to solve their most complex business challenges. With a global team of over 4,000 highly skilled developers, consultants, analysts and product owners, we engineer technology that redefines industries and shapes the way people live.

About the role:

We are looking for an Expert Logic Design Engineer to take a leading technical role in the architecture, design, and optimization of next-generation FPGA and ASIC-based control platforms.

This position involves solving challenging digital design problems with extremely demanding timing, latency, and performance requirements. You will work closely with system architects, verification engineers, software developers, and hardware specialists, driving technical decisions and contributing to the development of proprietary digital IP.

Our client is an innovative technology company developing advanced control and measurement systems for quantum computing. Its hardware and software platforms enable precise, real-time control of complex quantum systems, supporting the evolution of quantum computing from individual qubits to large-scale architectures.

Responsibilities:

  • Lead the architecture, microarchitecture, and RTL implementation of complex, high-performance FPGA/ASIC digital subsystems
  • Design and optimize highly configurable, ultra-low-latency digital logic using SystemVerilog
  • Drive end-to-end digital IP development, from system requirements and architectural trade-offs to RTL implementation and integration
  • Make architectural decisions to optimize timing performance, latency, resource utilization, scalability, and power efficiency
  • Address complex timing closure, clock-domain crossing, synchronization, and critical-path optimization challenges
  • Develop advanced digital processing and control architectures, including signal processing pipelines, waveform generation, and deterministic real-time control
  • Define hardware-software interfaces and collaborate with software and system architecture teams to ensure efficient system integration
  • Work closely with verification engineers to define verification strategies and ensure robust functional coverage
  • Review RTL designs, identify architectural and implementation risks, and provide technical guidance to other engineers
  • Contribute to the evolution of FPGA-based platforms and the development of reusable digital IP for future ASIC implementations
  • Drive engineering best practices, design quality, and technical improvements across the development lifecycle

Requirements:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical discipline, or equivalent practical experience
  • 6+ years of professional experience in complex FPGA or ASIC digital logic design
  • Expert-level proficiency in SystemVerilog RTL design (mandatory)
  • Extensive experience defining digital architectures and microarchitectures for complex hardware systems
  • Proven track record of independently delivering complex digital IP or subsystems from specification to implementation
  • Deep understanding of RTL optimization, logic synthesis, static timing analysis (STA), and timing closure
  • Strong experience optimizing digital designs for deterministic latency, high clock frequencies, resource utilization, and power efficiency
  • Advanced knowledge of synchronous digital design, CDC, clocking architectures, and hardware interfaces
  • Strong understanding of FPGA and/or ASIC development methodologies and implementation constraints
  • Experience with simulation-based verification and debugging of complex digital systems
  • Ability to evaluate architectural trade-offs, resolve challenging technical issues, and guide implementation decisions
  • Strong technical leadership, analytical, and communication skills
  • English proficiency sufficient for effective collaboration within an international engineering team

Desirable:

  • Extensive experience with AMD/Xilinx FPGA architectures, particularly AMD Versal
  • Advanced experience with AMD Vivado, FPGA implementation, and timing closure
  • Familiarity with Synopsys VCS, Siemens Questa, and related verification/debugging tools
  • Experience with ASIC digital IP development and FPGA-to-ASIC design considerations
  • Experience designing complex DSP pipelines, waveform generation engines, or real-time control architectures
  • Deep understanding of deterministic, nanosecond-scale timing and synchronization
  • Experience with high-speed interfaces such as AXI, PCIe, DDR, or proprietary interconnects
  • Experience with performance, area, and power (PPA) optimization
  • Knowledge of Python, Tcl, or other languages used for EDA workflow automation
  • Experience leading technical design reviews or mentoring senior engineers
  • Background in quantum computing, semiconductor development, telecommunications, high-performance instrumentation, or similar advanced technology domains

What’s in it for you?

  • Flexible working hours
  • Home office option
  • 5 weeks of holiday
  • 5 sick days
  • Multisport Card
  • Meal allowance
  • Internal trainings including workshops and seminars
  • Paid certifications and technical as well as soft-skills training
  • Possibility to participate in international conferences
  • Fresh fruit, coffee, and a weekly company breakfast in the office
  • Loyalty bonus after 5, 10, 15 and more years with the company
  • Referral bonus programme
  • Corporate events including team building, outdoor activities, Christmas party, health week, summer ice cream, and more
  • Hybrid and remote working options available across our Czech offices in Prague, Hradec Králové, and Zlín

About us:

At Ciklum, we are always exploring innovations, empowering each other to achieve more, and engineering solutions that matter. With us, you’ll work with cutting-edge technologies, contribute to impactful projects, and be part of a One Team culture that values collaboration and progress.

With delivery centers in Prague, Hradec Králové, and Zlín, our Czech team delivers end-to-end solutions across industries. Here, innovation thrives through collaboration, and every idea drives our partners' success.

Explore, empower, engineer with Ciklum!

Interested already? We would love to get to know you! Submit your application. We can’t wait to see you at Ciklum.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,078,408 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
$131k – $228k per year · Remote (United States) · Full-Time · 3+ years exp · Bachelor's Degree
Python
C++
AI/ML
Computer Vision
Machine Learning
DevOps
Linux
Robotics
ROS
ROS2
Sensor Fusion
MedTech
Verification & Validation
Apply
$130k – $150k per year · Remote (United States) · 6+ years exp · Bachelor's Degree
Python
C++
Databases
PostgreSQL
TimescaleDB
InfluxDB
AI/ML
Time Series
DevOps
GCP
Azure
AWS
Robotics
Digital Twin
IoT
MQTT
OPC UA
Apply
$125k – $145k per year · Remote (United States) · 6+ years exp · Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$98k – $182k per year · Remote (United States) · Nationals only · 3+ years exp · Bachelor's Degree
Chips/EDA
Mentor Xpedition
Apply
≈ $111k – $221k per year (Estimated) · Remote (United States) · Full-Time · 5+ years exp · Bachelor's Degree
Python
DevOps
Rest API
Azure DevOps
Azure
Windows Server
Git
Windows
TCP/IP
IoT
MQTT
LoRaWAN
OPC UA
Management
Jira
Draw.io
n8n
Power Automate
UML
Apply
See all jobs
This is one of many
2,078,408 more open roles from verified company boards, updated every day.