744,295open jobs
44,695companies
107,333added this week
Browse all
Salary
≈ $50k – $119k per year (Estimated)
Location
Hybrid (Bengaluru, India)
Seniority
Staff · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Sep 17, 2026. Cisco Systems scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Cisco Systems is an American networking company founded in 1984 by Stanford computer scientists Leonard Bosack and Sandy Lerner, and headquartered in San Jose, California. It is the largest supplier of enterprise networking equipment in the world, building the routers, switches, wireless access points and optical systems that carry traffic across corporate networks, service providers and data centres, together with the software and silicon that run them. The company has diversified heavily into security, observability through Splunk, collaboration with Webex, and AI infrastructure networking, and now earns a growing share of revenue from software subscriptions rather than hardware sales.

What You'll Do

You will take on a technical leadership role within the Test Development Engineering team, responsible for architecting, developing, and deploying Automated Test Equipment (ATE) solutions for modern, highly complex ASICs and SoCs. You will own the end-to-end test development lifecycle from pre-silicon DFT engagement to post-silicon bring-up and high-volume manufacturing (HVM) release.

As a senior technical driver, your responsibilities will include:

  • Test Architecture & Development: Architect, write, and debug complex ATE test programs for wafer sort and final test
  • Silicon Bring-Up: Lead first-silicon ATE bring-up, characterization, and validation of complex networking processors and multi-die packages.
  • DFT Collaboration: Partner closely with Design for Test (DFT) and ASIC design teams during the pre-silicon phase to define testability requirements, evaluate test coverage, and simulate test vectors (SCAN, MBIST, JTAG, High-Speed I/O).
  • Yield & Test Time Optimization: Drive pivotal initiatives for Test Time Reduction (TTR) and yield optimization without compromising test coverage or product quality.
  • Manufacturing Deployment: Lead the seamless transfer and release of robust test programs to offshore assembly and test (OSAT) partners. Resolve complex test-related issues in high-volume manufacturing.
  • Mentorship & Leadership: Serve as a domain expert and technical escalation point. Mentor junior engineers and drive continuous improvement in test methodologies and automation. Who You'll Work With

You will collaborate with ASIC design / DFT teams in the Central Hardware Group, peer Product Development Engineers & Test Engineers in Silicon Operations and with Project Managements, Test engineering, Quality & Reliability, Supply Chain Planning. You will also work with Cisco’s manufacturing partners to triage any failures and manage the OSAT production test activities.

Who You Are

You are a highly analytical, self-directed test engineering expert with a deep understanding of ATE hardware and software. You excel in debugging complex silicon issues and have a proven track record of delivering robust test solutions for high-performance ASICs.

Minimum Qualifications:

  • Education & Experience: BSEE or MSEE in Electrical Engineering, Computer Engineering, or a related field, combined with 8-12+ years of direct experience in ATE test development.
  • ATE Expertise: Expert-level proficiency in developing test programs on advanced ATE platforms, specifically Advantest V93000 (SmarTest).
  • Programming Skills: Strong coding and scripting skills in C/C++, Python, and/or Perl for test program development and data automation.
  • Technical Knowledge: Deep understanding of semiconductor testing fundamentals, including DC/AC parametric testing, digital vector execution, and mixed-signal testing.
  • High-Speed I/O: Experience testing high-speed SerDes and familiarity with advanced packaging technologies (2.5D/3D, chiplets).
  • DFT Fluency: Strong working knowledge of DFT architectures (ATPG, Logic BIST, Memory BIST, Boundary Scan/JTAG).
  • Problem Solving: Exceptional debugging skills and experience using lab equipment (oscilloscopes, BERTs, logic analyzers) in conjunction with ATE.
  • Communication & Leadership: Excellent verbal and written communication skills, with the ability to lead cross-functional technical initiatives and present complex data to leadership.

SiOps

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Disclaimer

To ensure that we hire the best talent in the right way, we follow a strict hiring process and recently, Cisco has been made aware of fraudulent recruiters claiming to be from the company. Please be advised that any communication from Cisco about careers will:

  • be in direct response to an application you have submitted through the company career site
  • begin with screening or an interview
  • originate from a Cisco email address, and
  • be conducted across email, phone, or WebEx

Cisco will never make a job offer without conducting an interview process or ask you for money in any way. If you have been requested to apply for a role or have received an offer from a site other than https://careers.cisco.com or cisco.wd5.myworkday.com, do not provide any personal identifying information, including your Aadhaar or other personal identifying number, birth certificate, banking information, driver's license, or passport.

If you are the target of a recruiting scam, consider filing a report with your local law enforcement authorities. Cisco bears no responsibility, and cannot be held liable, for any claims, damages, expenses, or other inconvenience resulting from or in any way connected to recruiting scams.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
744,295 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $39k – $93k per year (Estimated) • In office • Bengaluru
SystemVerilog
Chips/EDA
UVM
Apply
RTL Design Lead 7 hours ago
≈ $37k – $89k per year (Estimated) • In office • Bengaluru
Python
Verilog
SystemVerilog
Perl
Apply
≈ $37k – $88k per year (Estimated) • In office • Full-Time • 8+ years exp • Bengaluru
Verilog
Chips/EDA
Synopsys Design Compiler
Synopsys SpyGlass
Management
Agile
Scrum
Apply
ASIC Engineer Staff 1 month ago
≈ $43k – $88k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Apply
≈ $50k – $101k per year (Estimated) • In office • Full-Time • 6+ years exp • Bengaluru
Python
AI/ML
AI Agents
Chips/EDA
Cadence Tempus
Apply
≈ $29k – $79k per year (Estimated) • In office • Full-Time • Bengaluru
Python
C++
Robotics
ROS
Nav2
ROS2
RViz
Gazebo
Isaac Sim
Sensor Fusion
Motion Planning
Perception
Apply
≈ $136k – $307k per year (Estimated) • Equity • In office • 6+ years exp • Bachelor's Degree • Bellevue
Python
C++
C++
TensorFlow C++
PyTorch C++
Databases
Qdrant
ElasticSearch
AI/ML
Kubeflow
TensorFlow
PyTorch
Ray
Triton
Amazon SageMaker
Feature Store
DevOps
AWS
Management
Agile
Apply
$32k – $39k per year • Hybrid • Bachelor's Degree
Python
Verilog
C++
VHDL
AI/ML
CUDA Toolkit
TensorRT
CUDA
TPU
AWS Trainium
Machine Learning
DevOps
GCP
AWS
Analytics
Informatica
Apply
In office • 3+ years exp • Bachelor's Degree
Python
SQL
AI/ML
Pandas
NumPy
Structured Outputs
Analytics
Tableau
Power BI
Microsoft Excel
Management
Agile
Apply
In office • 5+ years exp • Master's Degree
Python
AI/ML
AI Agents
Analytics
Microsoft Excel
Management
Agile
Apply
≈ $40k – $86k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Pune
Python
Verilog
SystemVerilog
Perl
AI/ML
Machine Learning
Apply
≈ $47k – $102k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Cadence Allegro
Apply
≈ $49k – $105k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru • Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Tessent
Synopsys TestMAX
Apply
≈ $52k – $123k per year (Estimated) • In office • Full-Time • 13+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys SpyGlass
Formal Verification
Apply
≈ $52k – $125k per year (Estimated) • In office • Full-Time • 13+ years exp • Bengaluru
C++
SystemVerilog
Chips/EDA
UVM
Siemens Veloce
Apply
≈ $28k – $60k per year (Estimated) • In office • Full-Time • Master's Degree • Bengaluru
Apply
≈ $33k – $72k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Bengaluru
Apply
≈ $34k – $73k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
Verilog
C++
Perl
Apply
≈ $29k – $63k per year (Estimated) • In office • 3+ years exp • Bengaluru
Python
Verilog
C++
SystemVerilog
Perl
SystemC
DevOps
Linux
Unix
Chips/EDA
UVM
Apply
Formal Verification 7 hours ago
≈ $34k – $74k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
C++
SystemVerilog
VHDL
Perl
SystemC
Chips/EDA
UVM
Formal Verification
Synopsys VC Formal
Apply
See all jobs
This is one of many
744,295 more open roles from verified company boards, updated every day.