1,523,897open jobs
91,455companies
236,545added this week
Browse all
Salary
≈ $41k – $97k per year (Estimated)
Location
Hybrid (Armenia)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Apr 30, 2026. Cisco Systems scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Cisco Systems is an American networking company founded in 1984 by Stanford computer scientists Leonard Bosack and Sandy Lerner, and headquartered in San Jose, California. It is the largest supplier of enterprise networking equipment in the world, building the routers, switches, wireless access points and optical systems that carry traffic across corporate networks, service providers and data centres, together with the software and silicon that run them. The company has diversified heavily into security, observability through Splunk, collaboration with Webex, and AI infrastructure networking, and now earns a growing share of revenue from software subscriptions rather than hardware sales.

This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

Our team specializes in macro-level RTL-to-GDSII physical implementation and signoff, collaborating closely with Front-End teams to ensure optimal results. We are dedicated to delivering complex SoC and block-level projects through technical excellence and teamwork. The team is composed of highly experienced professionals who value collaboration and high standards in physical design.

Your Impact

Lead macro-level RTL-to-GDSII physical implementation and signoff. Collaborate with Front-End teams to translate architecture into optimal physical design. Perform synthesis, floorplanning, placement, Clock Tree Synthesis (CTS), and routing. Optimize power, performance, and area (PPA) while maintaining design correctness through formal verification. Execute static timing analysis (STA), physical verification, formal checks, and signoff closure to ensure reliable, high-quality silicon. Analyze and resolve Electromigration (EM) and IR-drop issues to meet reliability and performance signoff targets.

Minimum Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.

  • 5+ years of hands-on experience in ASIC design and physical implementation.

  • Proven track record in ASIC physical design and verification preferably in complex SoC or block-level projects.

  • Deep knowledge of block-level synthesis, place-and-route (PnR), and timing closure.

  • Experience with industry-standard PnR and signoff tools (e.g., Synopsys, Cadence).

Preferred Qualifications

  • Broad understanding of physical design methodologies, integration, and implementation flows.

  • Experience in physical verification (LVS, DRC) and signoff processes.

  • Familiarity with physical design EDA toolchains and end-to-end workflows.

  • Advanced expertise in STA, timing closure, and constraint management.

  • Proficiency in scripting (Tcl, Python, or Perl) for automation and productivity improvements.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,523,897 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Armenia
≈ $139k – $271k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • San Diego
Apply
≈ $20k – $42k per year (Estimated) • In office • 10+ years exp • Bengaluru
Apply
ASIC DFT Engineer 1 hour ago
$155k – $223k per year • Equity • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Chips/EDA
Synopsys PrimeTime
Tessent
Synopsys TestMAX
Apply
≈ $116k – $217k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Wilton
Python
MATLAB
Chips/EDA
KiCad
Apply
≈ $129k – $241k per year (Estimated) • In office • Secret • 8+ years exp • Bachelor's Degree • El Segundo
SystemVerilog
Chips/EDA
UVM
Apply
≈ $30k – $62k per year (Estimated) • In office • 3+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Cadence JasperGold
Formal Verification
OneSpin
Synopsys VC Formal
Apply
SoC Verification 6 days ago
≈ $19k – $46k per year (Estimated) • In office • Full-Time • 5+ years exp • Noida • Bengaluru
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Formal Verification
Apply
≈ $22k – $53k per year (Estimated) • In office • Full-Time • 5+ years exp • Bengaluru
Python
SystemVerilog
Perl
DevOps
Linux
Unix
Chips/EDA
Tessent
UVM
Formal Verification
Apply
≈ $14k – $33k per year (Estimated) • In office • 2+ years exp • Hyderabad
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Synopsys Verdi
Apply
≈ $58k – $105k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Sophia Antipolis • Grenoble
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $37k – $89k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Armenia
Python
Perl
Apply
≈ $26k – $65k per year (Estimated) • Hybrid • Full-Time • 1+ year exp • Bachelor's Degree • Armenia
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
$172k – $282k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • Milpitas
Python
Apply
≈ $25k – $61k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Python
C
C
Valgrind
Embedded C
AI/ML
Copilot
LLM
DevOps
CI/CD
Git
BGP
MPLS
Web3
Layer 2
Apply
≈ $25k – $57k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
Python
C++
Chips/EDA
LTspice
Cadence Allegro
Ansys SIwave
HyperLynx
Apply
≈ $37k – $89k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Armenia
Python
Perl
Apply
≈ $26k – $65k per year (Estimated) • Hybrid • Full-Time • 1+ year exp • Bachelor's Degree • Armenia
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
$111k – $192k per year • Remote (Poland) • Full-Time • Bachelor's Degree • Warsaw • Yerevan
AI/ML
Computer Vision
AI Agents
VLM
Robotics
Digital Twin
Apply
≈ $17k – $37k per year (Estimated) • In office • Contractor • 4+ years exp • Boca Raton
AI/ML
Machine Learning
Management
n8n
Zapier
Telegram
Apply
≈ $26k – $57k per year (Estimated) • In office • Contractor • 5+ years exp • Boca Raton
AI/ML
Machine Learning
Management
Telegram
Apply
See all jobs
This is one of many
1,523,897 more open roles from verified company boards, updated every day.