2,067,979open jobs
125,917companies
241,411added this week
Browse all
Salary
≈ $62k – $113k per year (Estimated)
Location
In office (Sophia Antipolis, Grenoble)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 3, 2026. First seen by Alion on Oct 6, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.

Job Summary

NXP Semiconductors Netherlands B.V. is seeking a highly skilled and experienced Senior HW Digital Design Verification Engineer to join our dynamic team. In this role, you will be responsible for defining and implementing comprehensive verification strategies for complex digital designs, ensuring the robustness and correctness of our cutting-edge semiconductor products.

Job Responsibilities

- Develop and execute detailed verification plans for complex digital blocks and sub-systems, including testbench architecture, testcase development, and coverage closure.

- Implement advanced verification methodologies such as UVM (Universal Verification Methodology) and formal verification techniques.

- Create and maintain verification environments using industry-standard tools and languages (e.g., SystemVerilog, UVM, OVM, e).

- Develop directed, constrained-random, and assertion-based testbenches to thoroughly validate design functionality and performance.

- Perform functional and code coverage analysis to ensure verification completeness.

- Debug complex design and verification issues, working closely with design engineers to identify root causes and propose solutions.

- Collaborate with design, architecture, and software teams to understand design specifications and requirements.

- Contribute to continuous improvement of verification methodologies, flows, and tools.

- Mentor junior engineers and share technical expertise within the team.

Job Qualifications

- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.

- 5+ years of experience in digital design verification of complex ASICs/SoCs.

- Strong proficiency in SystemVerilog and UVM.

- Demonstrated experience in developing comprehensive test plans and verification environments from scratch.

- Solid understanding of digital design principles, computer architecture, and communication protocols.

- Experience with industry-standard EDA verification tools (e.g., simulators, waveform viewers, coverage analysis tools).

- Familiarity with scripting languages (e.g., Python, Perl, Tcl).

- Experience with formal verification techniques is a plus.

- Excellent problem-solving, analytical, and debugging skills.

- Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.

More information about NXP in France...

#LI-7795
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,067,979 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Sophia Antipolis
In office · Full-Time · 5+ years exp · Guyancourt
Apply
In office · Full-Time · 5+ years exp · France
Apply
$37k – $40k per year · In office · Full-Time · 7+ years exp · Strasbourg
C++
Apply
Hybrid · Full-Time · 5+ years exp · Master's Degree · Valbonne
C++
Apply
In office · Full-Time · 6+ years exp · Cholet
Verilog
VHDL
Chips/EDA
Xilinx Vivado
SpaceTech
DO-254
Apply
MLOps Engineer 21 days ago
In office · Full-Time · Bachelor's Degree · Ho Chi Minh City
Python
Java
AI/ML
Machine Learning
Apply
≈ $10k – $21k per year (Estimated) · Hybrid · 2+ years exp · Novosibirsk
Python
JavaScript
Java
TypeScript
SQL
C#
C#
.NET
Databases
Apache Kafka
Frontend
Angular
React.js
DevOps
Rest API
Azure DevOps
Azure
Docker
Kubernetes
QA
JMeter
Playwright
Swagger
Postman
Apply
In office · Internship · Bachelor's Degree · Singapore
Python
SQL
Databases
PostgreSQL
Oracle
AI/ML
LangGraph
LangChain
AI Agents
Chainlit
LLM
DevOps
Git
Analytics
ETL/ELT
Management
Agile
Apply
In office · Internship · Bachelor's Degree · Nakhon Ratchasima
Python
SQL
Python
FastAPI
AI/ML
Computer Vision
Transfer Learning
TensorFlow
Pandas
NumPy
PyTorch
LLM
Machine Learning
Analytics
Seaborn
Matplotlib
Plotly
Apply
In office · Internship
Python
Apply
≈ $59k – $109k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Grenoble · Sophia Antipolis
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Tessent
Synopsys TestMAX
Apply
In office · Internship · Master's Degree · Toulouse
Python
Verilog
SystemVerilog
AI/ML
AI Agents
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Apply
In office · Internship · Master's Degree · Toulouse
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
In office · Internship · Toulouse
Python
Verilog
SystemVerilog
VHDL
SystemC
Chips/EDA
Formal Verification
Energy
Battery Management Systems
Apply
≈ $52k – $118k per year (Estimated) · In office · Full-Time · Master's Degree · Guadalajara
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys StarRC
Cadence Quantus
Apply
≈ $59k – $109k per year (Estimated) · In office · Full-Time · 8+ years exp · Master's Degree · Caen · Sophia Antipolis
Python
SystemVerilog
Perl
DevOps
Git
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
In office · Full-Time · Sophia Antipolis
Management
Agile
Apply
In office · Contractor · 3+ years exp · Sophia Antipolis
Apply
≈ $56k – $90k per year (Estimated) · In office · 5+ years exp · Sophia Antipolis
Python
PowerShell
DevOps
Rest API
Azure
AWS
Kubernetes
TCP/IP
DNS
SOAP
Cybersecurity
OWASP Top 10
IBM QRadar
SIEM
Apply
≈ $49k – $90k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Sophia Antipolis
Apply
See all jobs
This is one of many
2,067,979 more open roles from verified company boards, updated every day.