1,431,920open jobs
84,427companies
218,560added this week
Browse all
Salary
≈ $107k – $253k per year (Estimated)
Location
In office (Caesarea)
Seniority
Middle · 4+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 10, 2026. First seen by Alion on Sep 22, 2026. Cisco Systems scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Cisco Systems is an American networking company founded in 1984 by Stanford computer scientists Leonard Bosack and Sandy Lerner, and headquartered in San Jose, California. It is the largest supplier of enterprise networking equipment in the world, building the routers, switches, wireless access points and optical systems that carry traffic across corporate networks, service providers and data centres, together with the software and silicon that run them. The company has diversified heavily into security, observability through Splunk, collaboration with Webex, and AI infrastructure networking, and now earns a growing share of revenue from software subscriptions rather than hardware sales.

Meet the Team

Join a hands-on lab-focused engineering team responsible for bringing advanced ASIC evaluation boards (EVBs) to life. You will work closely with ASIC, Board Design, SI/PI, FPGA, BSP/SW, Test, Thermal, Mechanical, and Manufacturing teams to validate and qualify cutting-edge silicon platforms.

Your Impact

You will own the complete EVB hardware bring-up process from initial power-on through release to internal engineering teams. This role is highly practical and technical, responsible for identifying and resolving complex board- and ASIC-level hardware issues, documenting findings, and driving corrective actions.

Key responsibilities

  • Own and execute complete EVB hardware bring-up, validation, and qualification activities in the lab.
  • Perform initial board power-up, verify power rails and sequencing, validate clocks and resets, and exercise interfaces.
  • Lead hands-on debugging and root-cause analysis of board-level and ASIC-related hardware failures.
  • Read and use complex hardware schematics and PCB layout data as primary debugging tools; review PCB manufacturing data when investigating failures.
  • Perform detailed lab measurements (oscilloscopes, VNAs, logic analyzers, power supplies, electronic loads) and correlate results with schematics, layout, ASIC requirements, and simulations.
  • Collaborate with SI and PI teams to investigate signal-quality, channel-loss, reflections, power-delivery, and noise issues.
  • Work with FPGA and BSP/SW engineers during initial system bring-up and debugging.
  • Document bring-up procedures, debug findings, measurements, known issues, workarounds, and solutions.
  • Support manufacturing and assembly debug (PCB, SMT, soldering, component and assembly-related failures).
  • Drive hardware issues through identification, root-cause analysis, corrective action, implementation, and final validation.

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering or a closely related field.
  • Minimum 4 years of hands-on hardware engineering experience focused on board bring-up and debugging of ASIC/FPGA platforms.
  • At least 3 years actively performing measurements and analysis. Demonstrated experience using lab equipment (oscilloscope, multimeter, logic analyzer, VNA, power supplies)
  • Proven ability to read and interpret complex multi-sheet hardware schematics and correlate schematic signals to PCB layout.
  • Experience with high-speed PCB design principles and signal integrity / power integrity troubleshooting on boards with >6 layers or multi-gigabit interfaces.

Preferred Qualifications

  • Experience with ASIC EVBs, validation platforms, or high-speed networking hardware.
  • Familiarity with PCB layout review, stack-up, power planes, and critical routing constraints.
  • Experience working with SI and PI teams and tools for channel loss/reflection and PDN analysis.
  • Hands-on experience supporting manufacturing/SMT assembly failure analysis.
  • Strong documentation skills and experience producing bring-up procedures, debug reports, and validation artifacts.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,431,920 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Caesarea
≈ $81k – $227k per year (Estimated) • In office • Internship • 2+ years exp • Bachelor's Degree • Ra'anana
AI/ML
Machine Learning
Apply
$85k – $158k per year • In office • Secret • Bachelor's Degree • Fort Worth
AI/ML
Human-in-the-Loop
Management
Microsoft Project
Apply
$96k – $178k per year • In office • 3+ years exp • Bachelor's Degree • Highlands Ranch
Python
Apply
$76k – $111k per year • Equity • In office • 7+ years exp • Bachelor's Degree • Ottawa
Python
Verilog
C++
SystemVerilog
DevOps
Linux
Unix
Chips/EDA
UVM
QA
Rest-Assured
Apply
≈ $42k – $87k per year (Estimated) • In office • Full-Time • 5+ years exp • Shenzhen
Apply
≈ $25k – $63k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Python
C
C
Valgrind
Embedded C
AI/ML
Copilot
LLM
DevOps
CI/CD
Git
BGP
MPLS
Web3
Layer 2
Apply
≈ $25k – $59k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
Python
C++
Chips/EDA
LTspice
Cadence Allegro
Ansys SIwave
HyperLynx
Apply
$126k – $203k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
Perl
Chips/EDA
Synopsys Design Compiler
Cadence Innovus
Synopsys PrimeTime
Apply
$44k – $185k per year • Equity • Hybrid • Full-Time • Bachelor's Degree • San Jose
Python
Chips/EDA
Cadence Allegro
Apply
$44k – $185k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
Chips/EDA
Cadence Allegro
Apply
≈ $89k – $212k per year (Estimated) • Hybrid • Full-Time • Caesarea
Apply
≈ $142k – $330k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Caesarea
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Apply
≈ $162k – $382k per year (Estimated) • Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • Caesarea
C++
Apply
≈ $107k – $253k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Caesarea
Apply
≈ $108k – $303k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Caesarea
Python
DevOps
Jenkins
Git
Linux
Apply
See all jobs
This is one of many
1,431,920 more open roles from verified company boards, updated every day.