1,698,948open jobs
101,513companies
259,830added this week
Browse all
Salary
$200k – $300k per year
Location
In office (San Francisco)
Seniority
Senior · 8+ years exp
Visa
Sponsorship offered in the posting
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Oct 15, 2026. Clera scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Clera is a San Francisco company that runs an AI recruiting platform positioned as a talent agent rather than a job board, matching engineers and other technical candidates to roles at venture-backed startups. Its system reads a candidate's background and preferences, then represents them to hiring teams at companies funded by firms such as Andreessen Horowitz, Y Combinator, Index Ventures and General Catalyst, compressing the introduction step that traditional headhunting handles manually. The model is aimed at the segment where recruiter fees are highest and candidate supply is thinnest, and the platform handles screening, scheduling and pipeline tracking for both sides of the match.

About the Role

Lead silicon design for an AI accelerator, taking designs from FPGA prototypes through ASIC tapeout and bring-up. As a senior member of a small hardware team, you will shape technical direction across architecture, RTL, verification, and tooling, working closely with PCB, interconnect, software, and systems teams.

What You'll Do

  • Lead FPGA prototype development and optimization, from design specifications through deployment on working hardware.

  • Design and review synthesizable RTL for an ASIC, with a focus on clean microarchitecture.

  • Build and improve lint, simulation, synthesis, timing, and verification flows for rapid iteration and tapeout readiness.

  • Make architecture decisions across compute datapaths, memory systems, on-chip interconnect, and control logic.

  • Drive design through tapeout, bring-up, and delivery milestones, contributing hands-on during critical periods.

  • Mentor teammates and help grow the silicon engineering team.

What We're Looking For

  • At least 8 years of experience in digital design or silicon engineering, building RTL, FPGA prototypes, or ASICs.

  • Experience shipping synthesizable SystemVerilog or Verilog in production silicon or FPGA designs, and taking FPGA designs from RTL through synthesis, place-and-route, and deployment to working hardware.

  • Strong understanding of digital design, including pipelining, clocks, resets, latency, throughput, and microarchitecture.

  • Experience designing compute datapaths and memory systems with bandwidth and latency constraints.

  • Hands-on experience with simulation, linting, synthesis, SDC constraints, timing closure, and CDC verification.

  • Experience automating hardware flows with Python, Tcl, Make, Nix, or similar tools, plus background in AI accelerators or low-level AI kernels.

  • Tapeout experience, high-speed interfaces, formal verification, UVM, cocotb, firmware, or systems-level hardware drivers are valuable.

Compensation & Benefits

Base salary is $200,000 to $300,000 USD annually. Visa sponsorship is available.

Location

Full-time, on-site role in San Francisco, United States. This position is not remote or hybrid.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,698,948 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Francisco
$120k – $235k per year • In office • 5+ years exp • Bachelor's Degree • Mountain View • Hillsboro • Raleigh
Python
Perl
DevOps
Azure
Shift-Left
Cybersecurity
Shift-Left Security
Chips/EDA
Siemens Calibre
Management
OneDrive
Apply
$120k – $235k per year • In office • 8+ years exp • Bachelor's Degree • Raleigh • Hillsboro • Mountain View • Austin
Python
SystemVerilog
DevOps
Azure
Chips/EDA
UVM
Management
OneDrive
Apply
$162k – $258k per year • Hybrid • 10+ years exp • North Reading
Python
C
C++
C
U-Boot
DevOps
CI/CD
Docker
Linux
Apply
$141k – $226k per year • In office • Bachelor's Degree • North Reading
Python
MATLAB
Apply
$182k – $291k per year • In office • 12+ years exp • PhD • North Reading
AI/ML
Edge AI
Apply
$173k – $260k per year • In office • Full-Time • 10+ years exp • PhD • San Francisco
Python
Databases
ElasticSearch
AI/ML
AI Agents
RAG
Agentforce
Multi-Agent Systems
DevOps
Splunk
Terraform
GCP
Prometheus
AWS
Kubernetes
Grafana
Service Mesh
Self-Healing
DNS
Apply
$173k – $260k per year • Remote (United States) • Full-Time • PhD • San Francisco
Python
Go
JavaScript
SQL
Ruby
Ruby
Ruby on Rails
Databases
PostgreSQL
pgvector
AI/ML
Embeddings
AI Agents
LLM
RAG
Reranking
Hybrid Search
Agentforce
Multi-Agent Systems
Apply
≈ $84k – $170k per year (Estimated) • In office • Full-Time • 3+ years exp • San Francisco
Apply
$34k – $52k per year • Remote (United States) • Part-Time • Atlanta • San Francisco • Los Angeles • Las Vegas • El Paso
Marketing
YouTube
Instagram
Apply
AI Developer (US) 7 hours ago
$60k – $150k per year • In office • Full-Time • Bachelor's Degree • San Francisco
Python
JavaScript
AI/ML
Scikit-learn
Prompt Engineering
TensorFlow
PyTorch
Machine Learning
Apply
See all jobs
This is one of many
1,698,948 more open roles from verified company boards, updated every day.