2,113,583open jobs
133,928companies
242,927added this week
Browse all
Location
In office (San Jose)
Seniority
Senior · 8+ years exp
Visa
Filed H-1B visas in the last two years
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 5, 2026. First seen by Alion on Nov 3, 2026.

Overview
Company
Impact
Profile match
Cornelis Networks is a technology company headquartered in Wayne, Pennsylvania, United States, that designs high-performance networking solutions for artificial intelligence and high-performance computing clusters. The firm specializes in developing open active compute fabrics, host adapters, switches, and specialized software to maximize throughput and eliminate communication bottlenecks between accelerators. Originally spun out of Intel to advance the Omni-Path architecture, it provides enterprise data centers and research supercomputing facilities with scalable, ultra-low-latency interconnects for demanding computational workloads.
Backed by Global Brain

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.

Cornelis Networks is seeking talented Senior ASIC Design Engineers with deep expertise in one or more of the critical areas needed to develop world-class SoCs for deployment in high-performance computing, advanced data analytics, and AI interconnect solutions. Ideal candidates will have relevant experience in the networking domain, with proven expertise in 50G, 100G, and 400G Ethernet protocols-including TCP/IP, RDMA/RoCE, and IPSec-and their application in high-speed data processing and networking environments.

Key Responsibilities:

  • Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing logic.
  • Collaborate with verification engineers to create block- and system-level test plans to ensure comprehensive design coverage.
  • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure.
  • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug and resolve ASIC issues.
  • Contribute to performance optimization and power-aware design strategies for Host Fabric Interface subsystems.

Minimum Qualifications:

  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field.
  • 8+ years of post-college experience in digital design with proficiency in Verilog and System Verilog.
  • Experience in RTL design for high-speed data paths or packet processing in ASICs.
  • Deep understanding of Host Ethernet adaptor architectures.
  • Familiarity with timing closure and modern physical design methodologies.
  • Proven ability in system-level debug and root cause analysis of technical issues.
  • Strong verbal and written communication skills.

Preferred Qualifications:

  • Knowledge of Ethernet architecture and networking protocols.
  • Prior experience with RTL development for Ethernet host adapters and system debug.
  • Expertise in multiple clock domain designs and asynchronous interfaces.
  • 5+ years of experience with scripting languages such as TCL, Python, or Perl.
  • Familiarity with EDA tools like Design Compiler, Spyglass, or PrimeTime.

Location:This is a remote position for employees residing within the United States.

We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry.

At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives.

In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave.

Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,113,583 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$170k – $195k per year · In office · Full-Time · 5+ years exp · San Francisco
Python
C++
MATLAB
MATLAB
Simulink
DevOps
RTOS
Jenkins
Git
Apply
$120k – $180k per year · In office · Nationals only · Full-Time · 6+ years exp · Bachelor's Degree · Los Angeles
Apply
$123k – $136k per year · In office · Secret · 5+ years exp · Bachelor's Degree · Manassas
VHDL
MedTech
Verification & Validation
Apply
In office · 2+ years exp · Bachelor's Degree · Richardson
Chips/EDA
JMP
Design
SolidWorks
AutoCAD
SpaceTech
ANSYS
Apply
In office · Bachelor's Degree · Houston
C
C++
VHDL
C
Embedded C
Chips/EDA
OSVVM
Apply
≈ $175k – $322k per year (Estimated) · In office · San Jose
AI/ML
Machine Learning
Chips/EDA
Vitis
Apply
Lead SoC Architect 5 hours ago
≈ $169k – $313k per year (Estimated) · In office · Master's Degree · San Jose
Apply
≈ $121k – $273k per year (Estimated) · In office · San Jose
Python
Verilog
C++
Perl
Chips/EDA
Synopsys PrimeTime
Xilinx Vivado
Apply
≈ $166k – $305k per year (Estimated) · In office · Bachelor's Degree · San Jose
SystemVerilog
Chips/EDA
Xilinx Vivado
Apply
≈ $169k – $313k per year (Estimated) · In office · Bachelor's Degree · San Jose
Apply
See all jobs
This is one of many
2,113,583 more open roles from verified company boards, updated every day.