1,666,841open jobs
99,927companies
256,276added this week
Browse all
Salary
$138k – $218k per year
Location
In office (San Jose)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Jun 17, 2026.

Overview
Company
Impact
Profile match
Credo delivers high-speed, energy-efficient connectivity solutions powering AI, cloud computing, and hyperscale networks up to 1.6T.
Credo is seeking a Sr. Analog Design Engineer for our R&D team. In this role, you will focus on IC development for our SerDes (Serializer/Deserializer) products. You will have the opportunity to work with the most advanced CMOS technology on various analog and mixed-signal circuit blocks. The ideal candidate should have a deep understanding of analog/mixed-signal IC design and be able to work independently.

Base salary range is $138,000 to $218,000 a year. The base salary offer will depend on factors such as education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.

Why Credo

  • Purpose: We invest in what matters. From meaningful-future shaping projects to competitive compensation, we empower you to grow your career while making a lasting impact.
  • People: Connection starts within. We collaborate, celebrate wins, and create an environment where everyone can do their best work.
  • Possibilities: Our belief shapes what’s next. Our technology powers the most reliable and energy-efficient connections around the world - and our team powers new products and markets that come next.

Responsibilities

  • Design analog and mixed-signal blocks for SerDes technology.
  • Use CAD tools to run circuit simulations and analyze results.
  • Work with layout engineers on physical layout and perform post-layout simulations.
  • Test and debug designs when silicon returns.
  • Prepare and maintain design documentation.

Qualifications

Basic Qualifications
  • M.S. or Ph.D. in Electrical Engineering with emphasis on CMOS analog/mixed-signal IC design.
  • Five or more years of experience in IC development with advanced CMOS technology; familiarity with FinFET process.
  • Strong knowledge of analog/mixed-signal circuits such as op-amps, bandgap, regulators, comparators, equalization circuits, PLL/DLL, and phase interpolators.
  • Proficiency with EDA tools including Cadence Virtuoso, Synopsys Custom Compiler, MATLAB, and Verilog.
  • Hands-on experience from block definition through design, simulation, layout, and verification.

Preferred Qualifications
  • Experience with SerDes system design.
  • Mandarin proficiency strongly preferred.

About Credo

Credo’s mission is to transform connectivity at scale through fast, reliable, and energy-efficient system solutions. Our high-speed copper and optical interconnect products deliver industry-leading power and performance at up to 1.6T to meet the ever-expanding data infrastructure demands of AI.

Our product portfolio includes ZeroFlap (ZF) Active Electrical Cables (AECs) and ZF optical transceivers, OmniConnect memory solutions, and a suite of retimers and DSPs for optical and copper Ethernet and PCIe, all leveraging the PILOT diagnostic and analytics software platform. Credo innovations enable our customers to connect the systems that connect the world.

Credo is committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, gender identity, sexual orientation, pregnancy, marital status, national origin, ethnicity, genetic information, age, disability, veteran status, or any other legally protected basis. If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email [email protected].

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,666,841 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
≈ $115k – $209k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Huntsville
C
C++
MATLAB
C
Embedded C
MATLAB
Simulink
Apply
RF Test Engineer V 2 months ago
≈ $108k – $198k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Carlsbad
Apply
≈ $85k – $165k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Carlsbad
Apply
≈ $87k – $169k per year (Estimated) • In office • Bachelor's Degree • Colorado Springs
Chips/EDA
Altium Designer
HyperLynx
Apply
≈ $175k – $317k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
HPC
Apply
≈ $87k – $189k per year (Estimated) • Hybrid • Master's Degree • Switzerland
Python
Verilog
SystemVerilog
VHDL
MATLAB
Apply
≈ $105k – $240k per year (Estimated) • In office • Lausanne
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
In office • Master's Degree • Södertälje
Python
Perl
MATLAB
DevOps
Linux
Apply
≈ $16k – $40k per year (Estimated) • In office • Pune
C
MATLAB
C
Embedded C
DevOps
RTOS
Jenkins
GitHub
Apply
≈ $81k – $163k per year (Estimated) • In office • Secret • 3+ years exp • Bachelor's Degree • Newport
MATLAB
MATLAB
Simulink
Management
Microsoft Office
Apply
$130k – $200k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Jose
Python
C++
SystemVerilog
MATLAB
Apply
$92k – $154k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • Pittsburgh
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$138k – $218k per year • In office • Full-Time • 5+ years exp • Master's Degree • San Jose
Verilog
MATLAB
Chips/EDA
Cadence Virtuoso
Synopsys Custom Compiler
Apply
$140k – $210k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
Apply
$138k – $218k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
Python
Perl
Chips/EDA
UVM
Apply
≈ $180k – $329k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • San Jose
C++
DevOps
RTOS
Linux
IoT
FreeRTOS
Apply
$97k – $174k per year • Equity • In office • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Management
Microsoft Office
Apply
$114k – $154k per year • In office • 7+ years exp • Master's Degree • San Jose
SQL
Robotics
Digital Twin
Analytics
Microsoft Excel
Apply
$86k – $108k per year • In office • 5+ years exp • Bachelor's Degree • San Jose
Management
Agile
Apply
$126k – $171k per year • In office • 8+ years exp • Bachelor's Degree • San Jose
Python
Design
SolidWorks
Apply
See all jobs
This is one of many
1,666,841 more open roles from verified company boards, updated every day.