2,016,522open jobs
119,381companies
249,324added this week
Browse all
Salary
≈ $110k – $251k per year (Estimated)
Location
In office (Neuchâtel)
Seniority
Senior · 10+ years exp
Employment
Full-Time

First seen by Alion on Apr 2, 2026.

Overview
Company
Impact
Profile match
CSEM is a Swiss innovation centre for microtechnology, digital systems and edge artificial intelligence. Its teams build ultra low power machine learning chips and sensing systems. The centre transfers technology to Swiss and European industry.

Facing the challenges of our time -Help us grow and be more impactful!

The “Integrated and Wireless Systems” Business Unit, based in Neuchâtel, Switzerland is looking for a seasoned & creative IC Layout Engineer.

Your mission

You will deliver high-quality IC layout solutions for advanced CMOS projects, with a strong emphasis on innovation and ultra-low-power designs.

As part of an experienced layout team, you will lead top-level integration, verification, and documentation through to successful tape-out.

You will work closely with Project Managers, IC designers, and PhD students on floor-planning and layout execution, including acceptance for fab integration.

This role offers the chance to drive best-in-class IC designs and apply cutting-edge layout techniques and tools.

Scope & success criteria: You own top-level integration layout deliverables (GDS, sign-off checks, and documentation) and support block-level work as needed; success is on-time, first-pass-quality tape-out readiness and smooth handoff for fab integration.

Your responsibilities

Main:

  • Execute IC layout tasks (occasionally block-level; primarily top-level integration) through acceptance for integration and tape-out.
  • Own chip finishing, verification, version control, documentation, and delivery flow.
  • Master layout constraints and floor-planning for advanced CMOS designs.
  • Apply best practices for ESD and latch-up, and for analog and RF layout.
  • Run LVS/DRC/ERC verification, troubleshoot and debug issues, and support tape-out execution.
  • Participate actively in projects to ensure smooth IC layout execution (synchronization, tracking, guidelines, quality, etc.).
  • Support project managers and designers in defining and executing layout tasks (preparation, resources, effort, and schedule).
  • Maintain IC layout expertise and state-of-the-art techniques (ULP SoC, imager, analog, and RF) for advanced CMOS nodes and foundries, including process features/options, tools, and IT flows.
  • Ensure work quality meets the company’s IC design and quality flow, and perform reviews/provide feedback.
  • Support designers, partners, customers, and project managers on layout (e.g., Virtuoso) and physical verification tools (e.g., Calibre), and share methodology (matching, low-power routing, RF parasitic avoidance, etc.).

Innovation:

  • Contribute to CSEM’s innovation efforts through layout execution, technology choices, and modern CAD techniques, with a focus on ultra-low-power ICs (ULP SoC, imager, analog, and RF).

Your profile

Know-how

  • 10+ years’ experience as an Analog/RF IC Layout Engineer (nanometer CMOS).
  • Strong experience with Cadence (e.g., Virtuoso) and Siemens verification tools (e.g., Calibre) in production flows.
  • Strong hands-on layout experience leading top-level activities for mixed-signal ASICs, from specifications and floor-planning to submitting GDS to the foundry.
  • Strong experience with Cadence Virtuoso XL and Calibre DRC/LVS.
  • Strong understanding of the state-of-the-art techniques, different circuit topologies and their constraints for the layout implementation.
  • Education in Electronics (vocational training or university degree).

Interpersonal skills

  • Curious, autonomous, and hands-on.
  • You are motivated to play a key role in developing innovative solutions and can adapt to new situations.
  • You are a good team player with strong communication skills in English; French or German is an asset.

CSEM mission and values

We believe in a future that is imagined, shared, and created TOGETHER.

At CSEM, we don’t just innovate, we envision technologies that shape tomorrow.

Since 1984, our purpose has remained constant: to harness science and technology for the benefit of society. Today, with over 650 people across Switzerland, we remain committed to our mission: to develop and transfer world-class solutions in digital technologies, precision manufacturing, and sustainable energy systems. In doing so, we empower Swiss industry to innovate and remain competitive.

Our strength is the excellence of our people. We believe that strong values support the successful development of our organization as well as the harmonious and balanced development of all our employees.

We are

  • A unique place between research and industry at the cutting edge of new technologies
  • An innovative, non-profit, and employee-driven company
  • A dynamic, multidisciplinary, and multicultural environment
  • A solar team focused on enabling solutions to energy challenges for a sustainable world

Working@CSEM means

  • Being part of a passionate community.
  • Flexibility, attractive working conditions, and opportunities of development.
  • Benefit from a management style based on trust & feedback and that favors a work-life balance.

Our recruitment process

  • First screening with one of our expert to assess your technical skills.
  • HR interview to get to know you and explain what it is like to be part of the CSEM teams.
  • You prepare a case and present to your future team members and top management (depending on the position assessment).

We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity.

We look forward to receiving your complete application file via (CV, cover letter, certificates & diplomas) our job page. Preference will be given to professionals applying directly.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,016,522 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Neuchâtel
≈ $239k – $440k per year (Estimated) · In office · 10+ years exp · Waltham
Python
Verilog
C++
SystemVerilog
Perl
DevOps
Wi-Fi
Chips/EDA
UVM
Cadence JasperGold
Apply
≈ $162k – $311k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $159k – $307k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $242k – $447k per year (Estimated) · In office · 10+ years exp · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
$185k – $220k per year · Equity · Hybrid · 5+ years exp · Master's Degree · Boston · Toronto · Mountain View
Python
AI/ML
SciPy
NumPy
DevOps
CI/CD
HPC
Chips/EDA
Cadence Virtuoso
KLayout
Apply
≈ $93k – $165k per year (Estimated) · In office · London
Python
Databases
Databricks
AI/ML
Embeddings
AI Agents
LLM
RAG
LLM Guardrails
Multi-Agent Systems
DevOps
Kong
Azure
Docker
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Analytics
Power BI
Apply
Analog Design Intern 19 days ago
≈ $8k – $16k per year (Estimated) · In office · Internship · Bachelor's Degree · Da Nang
Python
MATLAB
AI/ML
Copilot
ChatGPT
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Apply
Analog Layout Intern 19 days ago
≈ $7.5k – $15k per year (Estimated) · In office · Internship · Bachelor's Degree · Da Nang
Python
AI/ML
Copilot
ChatGPT
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Apply
≈ $63k – $113k per year (Estimated) · In office · Bachelor's Degree · Wilmington · Boston · Durham
Chips/EDA
Cadence Virtuoso
Apply
≈ $80k – $184k per year (Estimated) · In office · Full-Time · Master's Degree · Neuchâtel
VHDL
Apply
≈ $41k – $95k per year (Estimated) · In office · Contractor · Master's Degree · Neuchâtel
Python
AI/ML
Machine Learning
Apply
≈ $40k – $85k per year (Estimated) · In office · Part-Time · Neuchâtel
Apply
≈ $39k – $75k per year (Estimated) · In office · Internship · Bachelor's Degree · Alpnach
Python
Bash
AI/ML
Computer Vision
AI Agents
LLM
Machine Learning
DevOps
Git
Linux
Apply
≈ $38k – $73k per year (Estimated) · In office · Internship · Bachelor's Degree · Alpnach
Python
AI/ML
Computer Vision
DevOps
Git
Linux
Apply
≈ $79k – $184k per year (Estimated) · In office · Full-Time · Master's Degree · Neuchâtel
Apply
≈ $92k – $163k per year (Estimated) · In office · Full-Time · Neuchâtel
Apply
≈ $34k – $64k per year (Estimated) · In office · Internship · Neuchâtel
Design
Canva
Apply
Support IT Senior 3 days ago
≈ $57k – $154k per year (Estimated) · In office · Full-Time · 5+ years exp · Neuchâtel
PowerShell
DevOps
Windows Server
VPN
Cybersecurity
Microsoft Entra ID
Apply
≈ $51k – $122k per year (Estimated) · In office · Full-Time · 5+ years exp · Neuchâtel
Apply
See all jobs
This is one of many
2,016,522 more open roles from verified company boards, updated every day.