2,057,458open jobs
124,435companies
242,812added this week
Browse all
Salary
≈ $70k – $163k per year (Estimated)
Location
In office (Leuven)
Seniority
Staff

Confirmed on the employer's own hiring board on Nov 2, 2026. First seen by Alion on Jul 8, 2026. Cyient scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Cyient provides engineering, geospatial and network services to global industries. Its work spans aerospace design, rail signalling, utilities mapping and semiconductor engineering. The company also manufactures electronic hardware for specialist customers.

Analog design expert responsible for overseeing, managing and hands-on design of the analog circuitry

Extensive industrial experience in the analog and mixed-signal design

  • Solid knowledge of Analog circuit design in the PMIC domain: design of voltage/current references, amplifiers, comparators, filters, temperature and voltage sensors, oscillators, voltage clamps.
  • Solid knowledge of high speed analog design: PLL, DLL
  • high voltage BCD expertise
  • Select components considering voltage, current, speed, and thermal factors.
  • Mitigate noise and EMI in analog circuits.
  • Ensure compliance with industry standards and regulations, such as EMI/EMC and safety.

Mandatory competencies

  • Language: Fluency in English, both written and spoken.
  • Problem-solving skills: Able to solve problems and implement solutions autonomously.
  • Social skills: Able to work in a team.
  • Tool skills: fluent in the use of Virtuoso schematic editor, ADE Maestro (Assembler & Explorer)
  • Able to do high-level system definition and derive block-level specification, based on the optimal performance trade-offs.
  • Able to quickly take ownership of already designed circuits (potentially in a different technology) and redesign them in an independent fashion, even if those topologies are out of the comfort zone. Able to apply general analog design concepts to any circuit port.
  • Able to design various analog circuits from scratch based on a given set of specifications.
  • Able to support the verification team in debugging measurement and/or yield issues.
  • You have the drive to share your knowledge and look across teams to improve overall quality and execution.
  • Able to set layout constraints and verify layouts are meeting the desired quality.
  • Excellent critical thinking and problem-solving skills.

Key responsibilities

  • Contribute to the successful realization of a project in a design team.
  • Autonomously design a given topology to meet the given specifications in the foreseen timeframe.
  • Support other design engineers in handling complex design issues.
  • Achieve the successful realization of the layout in close collaboration with the layout team.
  • Share design experiences with co-developers and/or other designers.
  • Support the project leader in the definition phase and during the design phase as a technical lead.
  • Lead teams, set priorities, timelines, and meet milestones.
  • Perform high-level system verifications and support the Verification engineer in debugging.
  • Collaborate across teams for seamless integration of analog and digital components

Quality

  • Commit to complying with the requriements of the internal Quality Management System
  • Contribute to improving the effectiveness of the QMS.

Report to

  • Local analog design team leader
  • Project leader
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,057,458 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Leuven
$193k – $265k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · United States
Cybersecurity
GDPR
SpaceTech
FMEA
MedTech
ISO 13485
ISO 14971
IEC 60601
IEC 62304
IEC 62366
Design History File
Apply
System Engineer 4 hours ago
$65k – $100k per year · In office · Secret · 1+ year exp · Bachelor's Degree · Colorado Springs
Management
Agile
SpaceTech
SysML
Cameo Systems Modeler
MBSE
Apply
Mechanical Engineer 6 hours ago
In office · 3+ years exp · Bachelor's Degree · Union City
Analytics
ETL/ELT
Design
SolidWorks
Apply
Pay Transparency 3 hours ago
$279k – $335k per year · In office · Nationals only · Full-Time · 12+ years exp · Los Angeles · San Francisco · Washington
Cybersecurity
NIST 800-171
Defense
CMMC
Apply
In office · Manaus
Apply
≈ $6.5k – $14k per year (Estimated) · In office · 2+ years exp · Bachelor's Degree · Hyderabad
C++
Structured Text
Apply
In office · 5+ years exp · Pune
Design
SolidWorks
SpaceTech
GD&T
FMEA
MedTech
Design Controls
Design History File
CAPA
Apply
≈ $20k – $47k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Hyderabad
Python
Perl
Chips/EDA
Cadence Virtuoso
Synopsys IC Compiler II
Siemens Calibre
Apply
In office · 4+ years exp · Bachelor's Degree · Hyderabad
Apply
Tool Designer 17 days ago
In office · Middletown
Apply
≈ $42k – $109k per year (Estimated) · In office · Contractor · Leuven
Chips/EDA
Plasma Etch
Apply
≈ $45k – $118k per year (Estimated) · In office · Full-Time · Leuven
Python
AI/ML
Ray
Chips/EDA
Photolithography
Apply
≈ $40k – $102k per year (Estimated) · In office · Full-Time · Leuven
Python
Java
C#
Analytics
Power BI
Management
Trello
Microsoft Project
SharePoint
Agile
Apply
≈ $65k – $133k per year (Estimated) · In office · Full-Time · 5+ years exp · Leuven
Apply
≈ $44k – $113k per year (Estimated) · In office · Full-Time · Leuven
Life Sciences
Design of Experiments
Apply
See all jobs
This is one of many
2,057,458 more open roles from verified company boards, updated every day.