3D相机FPGA工程师

DexForce • Chinese: C1 • Artificial Intelligence • Commerce • Verilog • SystemVerilog • 2 months ago
Smart Apply
Similar jobs
1,859,953open jobs
109,798companies
258,795added this week
Browse all
Salary
≈ $18k – $47k per year (Estimated)
Location
In office (Shenzhen)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Jul 17, 2026. DexForce scores C on the Alion truth index.

Overview
Company
Impact
Profile match

DexForce

DexForce is a Shenzhen-based embodied intelligence company that develops humanoid robots, simulation engines, world models and vision sensors for robots in manufacturing, logistics and commercial venues. Founded in 2021 by a team led by Professor Jia Kui and angel-backed by Songhe Capital and ZhenFund, it offers the DexVerse simulation engine, the DexForce W1 Pro general-purpose humanoid, DexSense pure-vision sensors and PickWiz robot software for automotive, appliance and electronics plants. It hires AI algorithm engineers for VLA, reinforcement learning and simulation, robot control and SLAM engineers, hardware, FPGA and structural engineers, and product and sales managers.
dexforce.com • HQ: Shenzhen, China • Industrial Robotics • Machine Vision & 3D Cameras • Robotics AI • Humanoid Robots • 201-500 employees • Est. 2021
Tech stack of DexForce

岗位职责

1、负责双目工业相机 FPGA 端架构设计与逻辑开发，完成 CMOS 传感器（如 Sony、SmartSens、Gpixel）的配置驱动、时序对齐与多路同步控制，熟悉 MIPI CSI-2 接口的接收与解包处理。

2、独立开发并优化 GigE Vision 协议栈的 FPGA 逻辑，包括 UDP/IP 硬件协议栈、GVSP 图像传输及 PTP/IEEE 1588 时间同步，支持 1G/2.5G 多速率以太网自适应传输。

3、负责高速接口（SerDes/GTX）、GigE 物理层及 I2C/SPI 控制总线开发，确保外围通信稳定高效。

4、与嵌入式软件团队协同定义软硬件交互接口与数据链路，输出 FPGA 架构设计及约束文档。

岗位要求

1、精通 Verilog/SystemVerilog，扎实的数字电路基础，熟练使用 Vivado、Modelsim 等工具，具备时序分析与收敛能力。

2、熟悉工业相机 Sensor 硬件接口与像素时序，掌握传感器端数据采集与传输机制，具备 MIPI CSI-2 接口调试经验。

3、掌握 GigE Vision、GenICam 协议底层数据流映射，有 FPGA 工业相机或高速图像采集系统开发经验者优先，熟悉 1G/2.5G 以太网 PHY 配置与硬件协议栈实现。

4、精通高速网络协议硬件实现，具备多时钟域设计、图像乒乓缓存及低延迟数据链路调试经验。

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,859,953 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Shenzhen
≈ $38k – $88k per year (Estimated) • In office • 5+ years exp • Beijing
Management
Jira
Microsoft Office
Apply
≈ $16k – $39k per year (Estimated) • In office • Hangzhou
Apply
≈ $20k – $50k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
DevOps
RTOS
Apply
≈ $19k – $49k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
In office • Full-Time • Master's Degree • Lund
Python
AI/ML
Computer Vision
Machine Learning
Robotics
Sensor Fusion
Management
Intercom
Apply
$41k per year (net) • In office • Bachelor's Degree • Omsk
Verilog
C++
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
$41k per year (net) • In office • Bachelor's Degree • Yekaterinburg
Verilog
C++
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
≈ $145k – $266k per year (Estimated) • In office • Full-Time • 5+ years exp • Palo Alto
Python
C++
SystemVerilog
AI/ML
World Models
DevOps
Linux
Chips/EDA
Xilinx Vivado
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Apply
≈ $149k – $272k per year (Estimated) • In office • Full-Time • 5+ years exp • Palo Alto
Python
Verilog
SystemVerilog
TCL Scripting
AI/ML
World Models
Chips/EDA
Formal Verification
Apply
≈ $127k – $242k per year (Estimated) • Remote (location not specified) • 10+ years exp • Bachelor's Degree
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
RTOS
CI/CD
HPC
Linux
Chips/EDA
UVM
Apply
≈ $18k – $46k per year (Estimated) • In office • Full-Time • Shenzhen
C++
Apply
≈ $37k – $86k per year (Estimated) • In office • Full-Time • 5+ years exp • Shenzhen
Chips/EDA
Altium Designer
Cadence Allegro
Mentor PADS
Apply
≈ $18k – $47k per year (Estimated) • In office • Full-Time • Shenzhen
Robotics
EtherCAT
Apply
≈ $31k – $71k per year (Estimated) • In office • Full-Time • 3+ years exp • Shenzhen
Apply
硬件测试工程师 4 months ago
≈ $17k – $44k per year (Estimated) • In office • Full-Time • Shenzhen
DevOps
Wi-Fi
Apply
≈ $35k – $83k per year (Estimated) • In office • 3+ years exp • Shenzhen
C++
Apply
≈ $36k – $78k per year (Estimated) • In office • Shenzhen
Cybersecurity
GDPR
Apply
In office • Shenzhen
Python
Java
C++
Apply
In office • Shenzhen
Python
Java
C++
DevOps
Linux
Apply
Apply
See all jobs
This is one of many
1,859,953 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles