368,634open jobs
9,437companies
50,578added this week
Browse all
Salary
$135k – $240k per year (Estimated)
Location
In office (San Diego)
Seniority
Staff · 8+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Founded in 2012, Elevate Semiconductor is the worldwide leader in the design and manufacturing of Automated Test Equipment (ATE) semiconductors for the automotive, Memory, LCD, Industry and IOT markets.

Elevate Semiconductor is at the forefront of shaping the future of semiconductor technology, driving innovation to enable the next generation of testing. We deliver comprehensive solutions that streamline semiconductor testing, empowering faster time-to-market and enhanced capabilities. Our diverse product portfolio includes standard, semi-custom, and custom SKUs, all engineered for longevity and compatibility across evolving technological advancements. By focusing on low-power, high-density designs, we aim to lower the cost of testing while exceeding expectations on every project.

Join us in advancing the cutting edge of semiconductor innovation!

The Position

We are seeking a highly skilled Staff Analog Layout Engineer to join our team in developing state-of-the-art integrated circuits (ICs). In this role, you will handle the physical layout and verification of highly complex, high-voltage, and mixed-signal solutions using advanced process technologies, ranging from 65nm CMOS to 100+V BCD. You will collaborate with a cross-functional team to optimize silicon design, leveraging mentorship and support from senior engineers to deliver innovative and cost-effective solutions.

Must be able to work onsite in San Diego,CA.

Responsibilities

  • Performing physical layout of analog and mixed-signal integrated circuits at the block and chip level
  • Conducting floorplanning and placement of circuit components to optimize area, performance, and power
  • Verifying layouts using industry-standard tools for LVS (Layout vs. Schematic) and DRC (Design Rule Checking) to ensure compliance with process design rules
  • Collaborating closely with design engineers to understand circuit specifications and ensure layout accuracy
  • Working with cross-functional teams, including digital design and packaging, to optimize overall chip performance
  • Troubleshooting and resolving issues related to layout verification and manufacturing

Requirements

  • Bachelor’s degree in Electrical Engineering or a related field
  • Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
  • Strong knowledge of analog CMOS circuits and device physics fundamentals
  • Solid understanding of the IC design, qualification, and manufacturing lifecycle
  • Hands-on experience with industry-standard EDA tools for analog and mixed-signal design (e.g., Cadence, Mentor Graphics, Tanner)
  • Proficiency in performing LVS and DRC verification using Cadence or Mentor tools

Preferences

  • Layout experience with STI High voltage (100V+) BCD and LDMOS processes
  • Layout experience with mixed voltage (multiple supply rails, 6 or more) domains
  • Layout experience with high speed multi Gbps circuits.
  • Layout experience in ultra-high accuracy and precision circuits.
  • Layout experience with high resolution data converters.
  • Layout experience with BiCMOS process technology.
  • Programming and scripting ability a strong plus, particularly in SKILL and Calibre scripts

Why Join Us?

At Elevate Semiconductor, you’ll be part of a dynamic team working on innovative technologies that shape the future of the semiconductor industry. We offer competitive compensation, comprehensive benefits, and opportunities for professional growth in a collaborative environment.

Apply Today!

If you are passionate about digital design and eager to contribute to groundbreaking semiconductor solutions, we want to hear from you!

Benefits

  • 100% Employer Paid Health Insurance (Medical, Dental, Vision)
  • Unlimited Paid Time Off
  • Performance Bonuses
  • Free Lunch Catered in by Local Restaurants
  • Private Equity Options
  • Retirement Plans
  • Sabbatical Program
  • Tuition Reimbursement
  • Volunteer Days
  • Relocation Assistance
  • Conference Attendance Support
  • Biweekly Phone Stipend
  • Employee Assistance Program

The salary range for this role is $120,000-$180,000.00.

Please note: While a salary range is provided, the final compensation will depend on your experience, skill set, and how well you're able to highlight your background throughout the interview process.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
San Diego
$77k – $149k per year (Estimated) • In office • Full-Time • 2+ years exp • Master's Degree • Folsom • Richardson
Perl
Python
Chips/EDA
Cadence Pegasus
Siemens Calibre
Synopsys IC Validator
Apply
$143k – $258k per year (Estimated) • Remote/Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Hillsboro
Perl
Python
DevOps
CI/CD
Git
GitHub
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys IC Validator
Apply
$146k – $259k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Richardson
Python
Verilog
AI/ML
AI Agents
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys FineSim
Synopsys HSPICE
Synopsys PrimeSim
Apply
In office • Internship • Bachelor's Degree • Mexico
C++
Perl
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys Fusion Compiler
Synopsys IC Compiler II
Apply
$39k – $92k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Mexico
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$175k – $240k per year • Equity • In office • Full-Time • Bachelor's Degree • San Diego
MATLAB
Verilog
MATLAB
Simulink
Apply
$106k – $167k per year • Equity • In office • Full-Time • 6+ years exp • Bachelor's Degree • San Diego
Python
Apply
Analog Design Engineer 2 months ago
$80k – $125k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • San Diego
C++
Python
Verilog
Apply
In office • Full-Time • 10+ years exp • Bachelor's Degree • Hsinchu
Apply
$70k – $206k per year • In office • Full-Time • 12+ years exp • Associate's Degree • Chicago • Milwaukee • Dallas • Columbus • Kirkland
AI/ML
AI Agents
Apply
$94k – $294k per year • In office • Full-Time • 12+ years exp • Associate's Degree • Chicago • Portland • Milwaukee • Dallas • Columbus
Apply
$70k – $206k per year • In office • Full-Time • 12+ years exp • Associate's Degree • Chicago • Milwaukee • Dallas • Columbus • Kirkland
AI/ML
AI Agents
Apply
$145k – $170k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • San Diego
AI/ML
Human-in-the-Loop
Management
Jira
Apply
$143k – $258k per year (Estimated) • Remote/Hybrid • Full-Time • 12+ years exp • Associate's Degree • Chicago • Milwaukee • Dallas • Columbus • Kirkland
JavaScript
Python
TypeScript
Python
pySpark
AI/ML
Prompt Engineering
Spark
DevOps
AWS
Azure
CI/CD
GCP
Git
Jenkins
GitHub
GitLab
Analytics
ETL/ELT
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.