1,828,183open jobs
106,060companies
265,909added this week
Browse all
Salary
≈ $27k – $61k per year (Estimated)
Location
In office (Bengaluru, Pune)
Seniority
Principal · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Sep 9, 2026. GlobalFoundries scores B on the Alion truth index.

Overview
Company
Impact
Profile match
GlobalFoundries is a semiconductor foundry headquartered in Malta, New York, near Albany, that manufactures chips for other companies on FD-SOI, FinFET, RF, silicon germanium, silicon photonics, power and GaN process technologies, and also offers MIPS processor designs. Founded in 2009 and listed on Nasdaq, it runs fabs in New York, Vermont, Dresden and Singapore with engineering and design centres in Austin, Santa Clara, Bengaluru and Penang. It hires process, equipment, yield and tapeout engineers, maintenance technicians and apprentices, field application engineers and interns in engineering and finance.

Principal SoC Verification

AboutGlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries make possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Deliver Verification Excellence Across Advanced Platform Products

At MIPS by GF Custom Silicon Business, verification is a critical component of product success. We are committed to building robust, scalable and reusable verification environments that ensure first-pass silicon success.

We are seeking a highly experienced Verification Lead to define and drive the verification strategy for advanced platform products.

Introduction

The Principal SoC Verification Lead provides technical leadership for verification of complex Smart Analog & Sensor SoCs. The role is responsible for verification strategy, methodology, planning, execution, and signoff across subsystem and full-chip environments.

This individual will drive verification quality across processor, accelerator, memory, connectivity, and sensor subsystems while ensuring comprehensive coverage and first-silicon success.

Key Responsibilities

As a Verification Lead, you will own or participate in the following:

  • Development of chip-level and subsystem-level verification strategies

  • Definition of test plans, coverage plans and verification methodologies including UVM

  • Leadership of verification engineers across internal and external resources

  • Lead verification of interfaces, bus interconnects, DMA engines, memory architectures, security and safety functions, data processing pipelines, peripherals and application use cases

  • Coordinate subsystem and SoC-level verification activities.

  • Development of scalable verification infrastructure and automation

  • Collaboration with architects and designers throughout the development cycle

  • Cross-functional coordination with physical design, emulation and other related engineering teams

  • Ownership of verification closure and signoff readiness

Key Responsibilities

Verification Strategy

  • Define verification architecture for complex SoCs.

  • Develop verification plans aligned with architecture and product requirements.

  • Establish signoff criteria and coverage closure methodology.

Environment Development

  • Lead development of UVM-based verification environments.

  • Define reusable verification components and infrastructure.

  • Drive scalable verification frameworks across multiple SoC programs.

SoC Verification Leadership

  • Lead verification of:

  • CPU subsystems

  • Interconnects

  • DMA engines

  • Memory architectures

  • Security and safety functions

  • Sensor data processing pipelines

  • Coordinate subsystem and SoC-level verification activities.

Coverage & Metrics

  • Drive closure of:

  • Functional coverage

  • Code coverage

  • Assertions

  • Safety requirements coverage

  • Define verification KPIs and dashboards.

Technical Leadership

  • Mentor senior verification engineers.

  • Lead reviews and verification signoff decisions.

  • Drive adoption of advanced verification methodologies.

Required Qualifications:

  • Minimum BS and 15+ years of relevant industry experience

  • Extensive experience in UVM-based verification

  • Experience verifying complex SoCs

  • Experience building reusable verification environments

  • Experience defining and tracking coverage metrics

Preferred Qualifications

  • Experience with emulation and prototyping

  • Experience with safety and security verification

  • Experience with performance verification

  • Experience leading globally distributed teams

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,828,183 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $26k – $59k per year (Estimated) • Hybrid • 8+ years exp • Bachelor's Degree • Bengaluru
Python
C++
AI/ML
Computer Vision
AI Agents
DevOps
Azure DevOps
Azure
CI/CD
Docker
Robotics
Sensor Fusion
Digital Twin
Management
Jira
Agile
Scrum
QA
Selenium
Pytest
Robot Framework
Apply
≈ $24k – $51k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Pune
Python
C++
DevOps
RTOS
Apply
≈ $29k – $60k per year (Estimated) • Hybrid • 10+ years exp • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Tessent
UVM
Apply
≈ $27k – $55k per year (Estimated) • In office • Full-Time • 8+ years exp • Bengaluru
Apply
VLSI LEAD L1 1 day ago
≈ $20k – $46k per year (Estimated) • In office • 5+ years exp • Bengaluru
SystemVerilog
Apply
$173k – $243k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Seattle • Denver
Python
Verilog
SystemVerilog
VHDL
Perl
MATLAB
MATLAB
Simulink
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $169k – $322k per year (Estimated) • In office • Full-Time • 8+ years exp • Master's Degree • Austin
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Apply
Lead Design Engineer 18 days ago
≈ $171k – $325k per year (Estimated) • In office • Full-Time • 4+ years exp • Master's Degree • Austin
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
Senior Design Lead 18 days ago
≈ $26k – $60k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
≈ $19k – $47k per year (Estimated) • In office • 5+ years exp • Bengaluru • Kochi • Chennai • Pune
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
Apply
Sr Engineer Design 21 days ago
≈ $18k – $46k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Unix
Apply
≈ $28k – $58k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru • Pune
Python
SystemVerilog
Perl
DevOps
CI/CD
Chips/EDA
UVM
Formal Verification
Apply
≈ $17k – $43k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $28k – $59k per year (Estimated) • In office • Full-Time • 10+ years exp • Bengaluru
AI/ML
TFLite
TensorFlow
PyTorch
LiteRT
MLIR
Apache TVM
IREE
DevOps
CI/CD
Linux
Apply
≈ $29k – $60k per year (Estimated) • In office • Full-Time • 4+ years exp • Master's Degree • Bengaluru
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Physical AI
Apply
HVAC technician 1 day ago
≈ $20k – $46k per year (Estimated) • In office • Full-Time • 3+ years exp • Doha • Bengaluru
Apply
≈ $19k – $50k per year (Estimated) • In office • 10+ years exp • Bengaluru
Web3
Rollup
Marketing
LinkedIn
Apply
≈ $36k – $63k per year (Estimated) • In office • 18+ years exp • Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Tessent
Synopsys SpyGlass
Synopsys Verdi
Synopsys TestMAX
Apply
≈ $36k – $63k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Synopsys PrimeTime
Apply
≈ $34k – $61k per year (Estimated) • In office • Bengaluru
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys StarRC
Cadence Pegasus
Apply
See all jobs
This is one of many
1,828,183 more open roles from verified company boards, updated every day.