368,530open jobs
9,432companies
50,439added this week
Browse all
Salary
$109k – $217k per year (Estimated)
Location
In office (Austin)
Seniority
Senior
Overview
Company
Impact
Profile match
Graphcore is a British semiconductor company founded in Bristol in 2016 that designs the Intelligence Processing Unit, a processor architected specifically for machine learning rather than adapted from graphics. Its chips place large amounts of memory directly on the die and expose fine-grained parallelism, an approach aimed at sparse and irregular models that map poorly onto conventional accelerators. The company sells IPU systems and the Poplar software stack to research and enterprise customers, and has operated as a wholly owned subsidiary of SoftBank Group since its acquisition in 2024.

 1671

About the Role

We are seeking a Senior Signal Integrity Engineer to develop, validate, and optimize high-speed signaling solutions across blade- and rack-level architectures for advanced compute platforms. This role sits at the intersection of silicon, package, interconnect, board, and system design, with a strong emphasis on hands-on measurement, simulation correlation, and cross-functional technical communication.

Key Responsibilities

  • End-to-end signal integrity analysis for blade- and rack-level system architectures.
  • Analyze and optimize high-speed and low-speed I/O interfaces, including PCIe Gen4/5/6, Ethernet, DDR, SerDes, SPI, I2C, etc. and related interconnects.
  • Perform time-domain and frequency-domain simulations using tools such as Ansys HFSS, Keysight ADS, Cadence Sigrity, CST, SPICE, or similar.
  • Support hands-on lab validation using VNA, TDR, BERT, and high-speed oscilloscopes.
  • Correlate simulation results with lab measurements to identify margin gaps, debug issues, and improve design methodology.
  • Collaborate with silicon, package, board, connector, cable, and system design teams to optimize I/O channel performance.
  • Work with interconnect vendors and ODMs to guide board layout, stack-ups, routing rules, and system design decisions.
  • Review schematics, layouts, simulation results, and validation data for blade, backplane, and rack-level hardware.
  • Prepare and communicate clear validation reports, measurement summaries, debug findings, and technical recommendations to internal teams, vendors, and senior technical stakeholders.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong experience in signal integrity for high-speed digital systems.
  • Hands-on measurement expertise using VNAs, TDRs, BERTs, and high-speed oscilloscopes.
  • Experience measuring and analyzing S-parameters, impedance profiles, eye diagrams, jitter, timing margins, insertion loss, return loss, and crosstalk.
  • Knowledge of high-speed interfaces such as PCIe Gen4/5/6, Ethernet, DDR, SerDes, and related I/O technologies.
  • Experience with SI/PI simulation tools such as HFSS, ADS, Sigrity, CST, SPICE, or equivalent.
  • Ability to correlate lab measurements with simulations and use data to guide design decisions.
  • Strong communication skills, including the ability to produce clear validation reports, present technical findings, and work effectively across multi-functional engineering teams.

Preferred Qualifications

  • Experience in hyperscale, data center, cloud infrastructure, or advanced compute hardware environments.
  • Experience with blade, backplane, board-to-board, cable, or rack-level interconnect architectures.
  • Knowledge of thermal and mechanical considerations that impact SI/PI performance.
  • Experience with calibration, de-embedding, fixture design, lab automation, or measurement methodology development.
  • Experience using Python, MATLAB, or similar scripting languages for simulation automation, measurement automation, and data analysis.

Tools / Technologies

Measurement: VNA, TDR, BERT, high-speed oscilloscopes

Simulation: Ansys HFSS, Keysight ADS, Cadence Sigrity, CST, SPICE

Interfaces: PCIe Gen4/5/6, Ethernet, DDR, SerDes, SPI, high-speed interconnects

Analysis: S-parameters, eye diagrams, jitter, timing margins, impedance control, crosstalk, insertion loss, return loss, de-embedding, measurement-to-simulation correlation

Why Join Us

This is an opportunity to work on complex, high-performance compute platforms while partnering with experienced technical leaders, ODMs, and interconnect vendors. You will play a key role in defining, measuring, validating, and optimizing next-generation system-level I/O performance.

USA Benefits

In addition to a competitive salary, Graphcore offers flexible working and a comprehensive benefits package designed to support your health, wellbeing and financial future. Our benefits include medical, dental and vision coverage, Flexible Spending Accounts (FSAs), Health Savings Accounts (HSAs), disability and life insurance, a 401(k) retirement plan, commuter benefits, wellness services and an Employee Assistance Programme (EAP). We welcome people of different backgrounds and experiences; we're committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Austin
$150k – $275k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
AI/ML
LLM
DevOps
HPC
Chips/EDA
Ansys HFSS
Ansys SIwave
Cadence Sigrity
Keysight ADS
Apply
$259k – $311k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Foster City
Chips/EDA
Ansys HFSS
Ansys SIwave
Cadence Sigrity
HyperLynx
Keysight ADS
Apply
$120k – $300k per year • In office • Full-Time • Bachelor's Degree • San Jose
AI/ML
Multimodal AI
AI Agents
Chips/EDA
Ansys HFSS
Cadence Sigrity
Keysight ADS
Apply
$136k – $276k per year (Estimated) • Equity • Remote/Hybrid • Full-Time • PhD • Boston
MATLAB
Python
Verilog
DevOps
HPC
Chips/EDA
Ansys HFSS
Keysight ADS
Apply
$167k – $358k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Memphis
Python
SQL
AI/ML
BERT
InfiniBand
DevOps
HPC
Apply
$31k – $64k per year (Estimated) • In office • Bengaluru
Management
Confluence
Apply
$80k – $155k per year (Estimated) • In office • Internship • Bachelor's Degree • Austin
Chips/EDA
Altium Designer
Apply
$88k – $183k per year (Estimated) • In office • London
C++
Python
C++
CMake
DevOps
Docker
Podman
HPC
QA
Pytest
Apply
$88k – $183k per year (Estimated) • In office • Cambridge
C++
Python
C++
CMake
DevOps
Docker
Podman
HPC
QA
Pytest
Apply
$88k – $183k per year (Estimated) • In office • Bristol
C++
Python
C++
CMake
DevOps
Docker
Podman
HPC
QA
Pytest
Apply
RTL Design Engineer 26 min ago
$87k – $168k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • Phoenix • Hillsboro
Assembly
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Apply
$130k – $222k per year (Estimated) • Remote • Full-Time • 12+ years exp • Bachelor's Degree • Austin
Apply
$120k – $165k per year • Equity • In office • Full-Time • Austin
Apply
$63k – $86k per year • Equity • In office • Full-Time • Bachelor's Degree • Austin
Python
SQL
Databases
Databricks
Analytics
Tableau
Apply
$147k – $268k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Austin
Apply
See all jobs
This is one of many
368,530 more open roles from verified company boards, updated every day.