2,075,358open jobs
123,041companies
241,367added this week
Browse all
Salary
≈ $60k – $110k per year (Estimated)
Location
In office (Paris)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Mar 17, 2026. Harmattan AI scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Harmattan AI is a French defence technology company founded in 2024 that develops autonomous strike and reconnaissance drones for European armed forces. Its systems are designed around the lessons of the war in Ukraine: low cost, produced at volume, and able to complete a mission when satellite navigation and radio links are jammed, which is now the normal condition on a contested battlefield. Headquartered in Paris and backed by European defence investors, it is part of a wave of new European companies formed to reduce the continent's dependence on American and Israeli defence suppliers.

About Us

Harmattan AI is a next-generation defense prime building autonomous and scalable defense systems. Following the close of a $200M Series B, valuing the company at $1.4 billion, we are expanding our teams and capabilities to deliver mission-critical systems to allied forces.

Our work is guided by clear values: building technologies with real-world impact, pursuing excellence in everything we do, setting ambitious goals, and taking on the hardest technical challenges. We operate in a demanding environment where rigor, ownership, and execution are expected.

About the Role

As an FPGA Radio Engineer, you will be responsible for designing and implementing the communications link between our drones and ground stations. You will work closely with our hardware and embedded software teams, taking full end-to-end ownership of the RF signal-processing pipeline - from early architecture through to production-ready deployment. This role is ideal for a highly autonomous engineer who is comfortable making system-level decisions and driving them forward in a fast-paced, demanding environment.

Responsibilities

  • Lead the architecture and design of low-latency FPGA-based communications pipelines, spanning the entire signal chain: modulation/demodulation (e.g., OFDM, QAM), FFT, channel coding and decoding (e.g., LDPC, Turbo, Viterbi), synchronization, equalization, and link adaptation.

  • Own the complete FPGA development cycle, from feasibility assessment and architectural decisions to RTL implementation, simulation, verification, and deployment of robust, production-ready designs.

  • Conduct system-level link budget analysis, waveform simulations, and performance modeling to validate design choices and assess real-world performance under noise, interference, and multipath conditions.

  • Design and maintain comprehensive testbenches and validation frameworks for complex DSP pipelines, including hardware-in-the-loop testing with real RF front-ends.

  • Work closely with RF hardware engineers to ensure seamless integration between FPGA designs and the analog front-end (ADC/DAC interfaces, AGC, frequency planning).

  • Evaluate and select FPGA platforms, IP cores, and toolchains based on project constraints such as latency, throughput, power consumption, and long-term scalability.

  • Define and document clear, well-specified interfaces between the FPGA, embedded software, and hardware layers.

Candidate Requirements

  • Master’s degree (or equivalent) in Electrical Engineering, Signal Processing, Telecommunications, or a related field.

  • Over 5 years of hands-on FPGA development experience, including end-to-end ownership using VHDL and/or Verilog/SystemVerilog.

  • Strong foundation in digital communications and signal processing, grounded in first principles.

  • Solid understanding of the RF signal chain and its impact on digital design, including ADC/DAC interfaces, IQ imbalance, phase noise, dynamic range, sampling, and filtering.

  • Experience working in low-latency, real-time environments with strict resource constraints, making informed trade-offs among latency, precision, power consumption, and logic utilization.

  • Familiar with link budget analysis, waveform design, and system-level simulation tools.

  • Comfortable working autonomously, taking full technical ownership, and communicating effectively across hardware, software, and systems teams.

  • Fully dedicated to Harmattan AI’s mission, vision, and ambitious growth objectives, always prepared to go the extra mile to ensure operational excellence.

We look forward to hearing how you can help shape the future of autonomous defense systems at Harmattan AI.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,075,358 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Paris
≈ $77k – $162k per year (Estimated) · In office · Full-Time · 15+ years exp · Bachelor's Degree · Lille
DevOps
AWS
MedTech
Verification & Validation
Apply
≈ $43k – $99k per year (Estimated) · In office · Full-Time · 3+ years exp · Saint-Médard-en-Jalles
Chips/EDA
LTspice
Apply
$61k – $78k per year · Hybrid · Full-Time · 5+ years exp · Noisy-le-Grand
DevOps
Linux
Apply
≈ $43k – $82k per year (Estimated) · In office · Crolles
Python
VHDL
DevOps
Git
Gerrit
Linux
Chips/EDA
KiCad
Xilinx Vivado
PetaLinux
IoT
FreeRTOS
Apply
In office · Internship · Master's Degree · Grenoble
Python
Verilog
VHDL
Perl
AI/ML
Copilot
Apply
$56k – $136k per year · In office · Internship · Master's Degree · San Jose
Python
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
Synopsys PrimeTime
Synopsys StarRC
Apply
$56k – $136k per year · In office · Internship · Master's Degree · San Jose
Python
Verilog
C++
SystemVerilog
SystemC
AI/ML
FastAI
PyTorch
Apply
≈ $143k – $264k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Austin
Python
Verilog
SystemVerilog
Perl
DevOps
HPC
Linux
Unix
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys SpyGlass
Synopsys VC Formal
Synopsys PrimePower
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $242k – $447k per year (Estimated) · In office · 10+ years exp · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $45k – $86k per year (Estimated) · In office · Full-Time · Paris
Python
Apply
≈ $41k – $100k per year (Estimated) · In office · Full-Time · 2+ years exp · Paris
AI/ML
LLM
Defense
Radar Signal Processing
Apply
≈ $44k – $83k per year (Estimated) · In office · Full-Time · Master's Degree · Paris
Apply
≈ $44k – $84k per year (Estimated) · In office · Full-Time · Master's Degree · Paris
C
C++
C
Embedded C
DevOps
Linux
Wi-Fi
Apply
≈ $50k – $113k per year (Estimated) · In office · Full-Time · 3+ years exp · Master's Degree · Paris · Lausanne
Python
C++
MATLAB
AI/ML
Machine Learning
Defense
Radar Signal Processing
Apply
≈ $23k – $43k per year (Estimated) · Hybrid · Internship · Paris
Apply
≈ $21k – $40k per year (Estimated) · In office · Internship · Paris
Apply
In office · Full-Time · Bachelor's Degree · Paris · London
SAS
Management
Agile
Apply
≈ $44k – $69k per year (Estimated) · Hybrid · Full-Time · London · Paris
Apply
≈ $40k – $70k per year (Estimated) · Hybrid · 3+ years exp · Paris
Management
Asana
Apply
See all jobs
This is one of many
2,075,358 more open roles from verified company boards, updated every day.