1,912,256open jobs
111,911companies
250,690added this week
Browse all
Location
In office
Seniority
Senior

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Oct 5, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

Job Purpose: The Senior Physical Design Engineer plays a crucial role in creating high-quality designs that align with project requirements and customer expectations. This position emphasizes collaboration with stakeholders and cross-functional teams to ensure that the overall design vision is met while adhering to best practices in physical design.

Key Responsibilities: 1. Collaborate With Stakeholders To Gather And Refine Design Requirements, Ensuring That Project Specifications Are Accurately Captured And Addressed.

2. Develop And Validate Prototypes Using Physical Design Tools Such As Synopsys Ic Compiler And Cadence Innovus, Ensuring Design Decisions Meet Performance And Functionality Criteria.

3. Mentor And Guide Junior Designers By Sharing Expertise Through Training Sessions And Creating Detailed Documentation To Enhance Team Knowledge.

4. Work Closely With Cross-Functional Teams, Including Hardware And Software Engineers, To Ensure Alignment Of Physical Design With Overall Project Goals And Objectives.

5. Partner With Quality Assurance Teams To Implement And Maintain Rigorous Testing Processes, Ensuring The Delivery Of High-Quality Designs That Meet Industry Standards.

Skill Requirements: 1. Strong Understanding Of Physical Design Methodologies And Tools, Including Knowledge Of Place And Route, Drc, And Lvs Checks.

2. Proficiency In Using Design Software Such As Cadence, Synopsys, Or Mentor Graphics.

3. Familiarity With Semiconductor Design Principles And Practices.

4. Excellent Communication Skills To Effectively Interact With Stakeholders And Team Members.

Other Requirements: 1. Optional But Valuable Certifications Include Certified Asic Design Engineer (Cade) And Physical Design Verification Certification.

Key Responsibilities

1. Collaborate With Stakeholders To Gather And Refine Design Requirements, Ensuring That Project Specifications Are Accurately Captured And Addressed.

2. Develop And Validate Prototypes Using Physical Design Tools Such As Synopsys Ic Compiler And Cadence Innovus, Ensuring Design Decisions Meet Performance And Functionality Criteria.

3. Mentor And Guide Junior Designers By Sharing Expertise Through Training Sessions And Creating Detailed Documentation To Enhance Team Knowledge.

4. Work Closely With Cross-Functional Teams, Including Hardware And Software Engineers, To Ensure Alignment Of Physical Design With Overall Project Goals And Objectives.

5. Partner With Quality Assurance Teams To Implement And Maintain Rigorous Testing Processes, Ensuring The Delivery Of High-Quality Designs That Meet Industry Standards.

Skill Requirements

1. Strong Understanding Of Physical Design Methodologies And Tools, Including Knowledge Of Place And Route, Drc, And Lvs Checks.

2. Proficiency In Using Design Software Such As Cadence, Synopsys, Or Mentor Graphics.

3. Familiarity With Semiconductor Design Principles And Practices.

4. Excellent Communication Skills To Effectively Interact With Stakeholders And Team Members.

Other Requirements

1. Optional But Valuable Certifications Include Certified Asic Design Engineer (Cade) And Physical Design Verification Certification.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,912,256 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
In your city
≈ $29k – $65k per year (Estimated) • In office • Part-Time • Frankfurt am Main
Apply
≈ $77k – $196k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Brisbane
Apply
≈ $9k – $26k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Mumbai
MedTech
CAPA
Apply
≈ $9k – $26k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Mumbai
Apply
Billing Engineer 1 day ago
≈ $8.5k – $25k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Mumbai
Analytics
Microsoft Excel
Defense
EVMS
Apply
Design Lead 4 days ago
≈ $25k – $57k per year (Estimated) • In office • 5+ years exp • Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
Senior Design Lead 4 days ago
≈ $25k – $57k per year (Estimated) • In office • 8+ years exp • Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
≈ $11k – $33k per year (Estimated) • In office • Bengaluru
Chips/EDA
Cadence Innovus
Synopsys IC Compiler II
Apply
$200k – $400k per year • Hybrid • Full-Time • 7+ years exp • London • New York • Mountain View
Python
DevOps
HPC
Chips/EDA
Synopsys PrimeTime
Synopsys IC Compiler II
Siemens Calibre
Cadence Pegasus
Apply
$190k – $285k per year • Equity • In office • 10+ years exp • Bachelor's Degree • Santa Clara
Python
C++
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
QA
Rest-Assured
Apply
Principal Engineer 4 days ago
≈ $116k – $235k per year (Estimated) • In office • 12+ years exp • United States
Databases
Databricks
AI/ML
OpenAI
Anthropic
DevOps
GCP
AWS
Apply
Principal Engineer 4 days ago
≈ $114k – $231k per year (Estimated) • In office • United States
SQL
Databases
LookML
Google BigQuery
DevOps
GCP
Analytics
Tableau
ETL/ELT
Looker
Dimensional Modeling
Apply
Principal Engineer 4 days ago
≈ $99k – $200k per year (Estimated) • In office • Frisco
Python
Databases
Weaviate
Chroma
Pinecone
FAISS
AI/ML
LangGraph
AutoGen
LangChain
AI Agents
CrewAI
LLM
RAG
OpenAI
Anthropic
LLM Evaluation
LLM Guardrails
Multi-Agent Systems
DevOps
GCP
Azure
AWS
Apply
Principal Engineer 4 days ago
≈ $115k – $232k per year (Estimated) • In office • United States
Python
AI/ML
Vertex AI
JAX
AI Agents
Transformers
Gemini
Synthetic Data
Flax
TPU
XLA
Agentic Workflows
Physical AI
DevOps
GCP
Robotics
ROS
Isaac Sim
MuJoCo
Apply
≈ $70k – $165k per year (Estimated) • In office • Master's Degree • United States
Apply
See all jobs
This is one of many
1,912,256 more open roles from verified company boards, updated every day.