1,017,181open jobs
60,219companies
169,802added this week
Browse all
Location
In office
Seniority
Architect · 14+ years exp

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Oct 1, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

Job Description: Senior Technical Architect -Analog Layout Design

Experience

14 - 16 years of relevant industry experience in Analog/Mixed-Signal Layout Design.

Experience and Deep Expertise in one or more of the following domains:

Power Management

Data Converters

High-Speed Analog

IO Layout

Clocking Solutions

Custom IP Development.

Key Responsibilities

Guide and mentor a team of layout designers to improve productivity, design reviews, and layout methodologies across different projects

Lead top-level floorplanning, micro-architecture planning, signal/power routing for complex analog blocks (e.g., PLL, ADC, DAC, SERDES) and ensure first-pass silicon success

Perform and oversee full-custom layout designs, ensuring optimal matching, shielding, and reduction of parasitic effects.

Drive physical verification, including DRC, LVS, ERC, ESD, Latch-up, and EM/IR drop, to meet strict manufacturing constraints.

Drive Value Creation initiatives across different layout projects owned.

Process Nodes Experience

Hands-on experience in one or more of the following technologies is preferred:

Intel Advanced Nodes

TSMC N16 / N7 / N5 / N3

Samsung Advanced Process Nodes

Global Foundries Technologies

Any BCD or Bi-CMOS process nodes.

Scripting

Basic programming or scripting skills in one of the below programming languages is highly preferred

SKILL / SHELL / PERL / TCL

EDA Tools

Layout Editor: Cadence Virtuoso / Synopsys Custom Compiler

Physical Verifications: Calibre / PVS / Assura / ICV

Reliability:

EM-IR: Voltus / Totem / mPower

ESD: PERC

Education

B.Tech / M.Tech in Electrical or Electronics Engineering.

Key Responsibilities

1. To design and architect large-scale solutions, ensuring scalability, performance, and security.

2. To train and develop team so as to ensure that there is an adequate supply of trained manpower in the said technology and delivery risks are mitigated.

3. To continuously upskill with cutting-edge tech to deliver high-quality, future-proof solutions meeting client expectations and industry standards.

4. To leverage domain/tech expertise to gather client needs, deliver solutions, and craft a technology strategy aligned with business goals.

Skill Requirements

null

Other Requirements

null

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,017,181 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
≈ $82k – $156k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Calgary
Chips/EDA
Altium Designer
Apply
≈ $18k – $44k per year (Estimated) • In office • Full-Time • 10+ years exp • PhD • Bengaluru
Python
C
C++
C
Valgrind
DevOps
Git
Docker
Linux
Wi-Fi
Web3
Layer 2
QA
Pytest
Apply
≈ $16k – $40k per year (Estimated) • In office • Full-Time • 10+ years exp • PhD • Hyderabad
Python
C
C++
C
Valgrind
DevOps
Git
Docker
Linux
Wi-Fi
Web3
Layer 2
QA
Pytest
Apply
≈ $14k – $39k per year (Estimated) • In office • Ho Chi Minh City
Apply
≈ $18k – $43k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Python
DevOps
Terraform
Ansible
OpenShift
Azure
Kubernetes
IAM
Apply
Senior Designer 3 hours ago
In office • 3+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
Senior Design Lead 3 hours ago
In office • 7+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
≈ $19k – $44k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
AI/ML
Function Calling
AI Agents
Tool Use
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
KLayout
Apply
≈ $21k – $39k per year (Estimated) • In office • Internship • Bachelor's Degree • Singapore
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $71k – $167k per year (Estimated) • In office • Full-Time • 5+ years exp • London
Verilog
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
In office • 3+ years exp • Bachelor's Degree
Python
SQL
Cybersecurity
CAPA
Apply
Senior Design Lead 3 hours ago
In office • 5+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
In office
Python
C++
DevOps
Linux
Management
Jira
Apply
Sr Consultant 1 day ago
In office
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
See all jobs
This is one of many
1,017,181 more open roles from verified company boards, updated every day.