1,058,196open jobs
62,040companies
175,075added this week
Browse all
Location
In office
Seniority
Senior · 3+ years exp

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Oct 1, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

Job Description: Senior Designer - Analog Layout Design

Experience

2.5 - 4.5 years of relevant industry experience in Analog/Mixed-Signal Circuit Design.

Design and develop transistor-level analog and mixed-signal circuits such as:

Operational Amplifiers, Comparators

Bandgap References

LDO Regulators

Oscillators and PLL support circuits

Charge Pumps

ADC/DAC sub-blocks

Translate design specifications into circuit architecture and implementation.

Key Responsibilities :

Debug simulation and convergence issues.

Identify root causes of functional and performance failures.

Perform design iterations to meet specification targets.

Support sign-off activities including reliability and electrical checks where applicable.

Process Nodes Experience:

Hands-on experience in one or more of the following technologies is preferred:

180nm,130nm,90nm, 40nm

Scripting :

Basic programming or scripting skills in one of SKILL / SHELL / PERL / TCL highly preferred

EDA Tools:

Cadence Virtuoso

Spectre

HSPICE / PrimeSim

ADE XL / Explorer / Assembler

Calibre (desired)

Education :

B.Tech / M.Tech in Electrical or Electronics Engineering.

Key Responsibilities

1. To work closely with stakeholders to understand and refine design requirements.

2. To develop prototypes and proof-of-concept implementations to validate design decisions.

3. To mentor junior designers ,share knowledge and expertise through training sessions and documentation.

4. To collaborate with cross functional teams and other stakeholders to align software design with overall project goals.

5. To work with quality assurance teams to establish and maintain high-quality.

Skill Requirements

null

Other Requirements

null

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,058,196 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Design
Similar stack
Same company
In your city
$160k – $175k per year • Equity • Remote (United States) • Full-Time • 5+ years exp
Apply
$67k – $74k per year • In office • Full-Time • Bachelor's Degree • Toronto
Design
Figma
UserTesting
Management
Miro
Apply
≈ $101k – $204k per year (Estimated) • Remote (United States) • Full-Time • Boise
JavaScript
AI/ML
Claude
Claude Code
Model Context Protocol
Frontend
React.js
Storybook
Design
Figma
Apply
Senior UX Designer 1 day ago
$147k – $221k per year • Equity • Remote (United States) • Full-Time • San Diego
Apply
Graphic Designer 1 day ago
In office • Athens
Design
Adobe Photoshop
Figma
Apply
Senior Design Lead 8 hours ago
In office • 7+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
In office • 14+ years exp
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $19k – $44k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
AI/ML
Function Calling
AI Agents
Tool Use
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
KLayout
Apply
≈ $21k – $39k per year (Estimated) • In office • Internship • Bachelor's Degree • Singapore
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $71k – $167k per year (Estimated) • In office • Full-Time • 5+ years exp • London
Verilog
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
Senior Test Lead 8 hours ago
In office • 5+ years exp
Mobile
Material Design
Design
Figma
Sketch
ProtoPie
Framer
Adobe XD
Apply
In office
Design
Figma
Sketch
Adobe XD
Axure RP
InVision
Apply
Senior Design Lead 8 hours ago
In office • 7+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
Senior Designer 1 day ago
In office • 3+ years exp • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Apply
Senior Design Lead 2 days ago
In office • 5+ years exp
Apply
See all jobs
This is one of many
1,058,196 more open roles from verified company boards, updated every day.