1,236,225open jobs
71,032companies
213,807added this week
Browse all
Location
In office
Seniority
Senior · 3+ years exp

Confirmed on the employer's own hiring board on Oct 5, 2026. First seen by Alion on Oct 1, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

This role is for a Memory Layout Engineer with 3-5 years of experience to design and develop memory blocks for integrated circuits (ICs). You will be responsible for creating efficient memory layouts that meet performance, power, and area constraints.

Responsibilities

Design memory layouts for various building blocks including:

Bit cell array

Row decoder

Column decoder

Sense amplifiers

Input/Output (I/O) blocks

Integrate top-level memory blocks

Perform physical verification using tools like Design Rule Check (DRC) and Layout Versus Schematic (LVS)

Ensure layouts meet Design for Manufacturability (DFM) and Design for Yield (DFY) requirements

Analyze layouts for potential power and signal integrity issues

May involve scripting using languages like PERL, Shell, TCL, or Skill

Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field

3-5 years of experience in memory layout design

Proven experience with memory layout tools like Cadence Virtuoso and Assura

Understanding of memory compiler architectures and sub-blocks

Experience with low-power, high-performance, and high-density SRAM memory design (experience with different technology nodes is a plus)

Knowledge of Design for Manufacturability (DFM) and Design for Yield (DFY) concepts

Strong analytical and problem-solving skills

Excellent communication and teamwork abilities

Preferred Skills

Experience with custom and compiler-based memory layout

Experience with FinFET process technologies

Experience with memory verification methodologies

Key Responsibilities

1. To work closely with stakeholders to understand and refine design requirements.

2. To develop prototypes and proof-of-concept implementations to validate design decisions.

3. To mentor junior designers ,share knowledge and expertise through training sessions and documentation.

4. To collaborate with cross functional teams and other stakeholders to align software design with overall project goals.

5. To work with quality assurance teams to establish and maintain high-quality.

Skill Requirements

null

Other Requirements

null

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,236,225 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Design
Similar stack
Same company
In your city
In office • Full-Time • 3+ years exp • Bachelor's Degree
Design
Adobe Photoshop
Adobe Illustrator
Figma
Adobe InDesign
Adobe After Effects
Canva
Management
Outlook
Microsoft Office
Apply
≈ $13k – $29k per year (Estimated) • In office • Internship • Gryazi
AI/ML
ChatGPT
Design
Figma
Apply
Sr. Brand Designer 2 hours ago
≈ $103k – $190k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Dearborn
Design
Figma
Management
Miro
Apply
Art Director Design-4 2 hours ago
≈ $12k – $32k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
Design
Adobe Photoshop
Apply
In office • Contractor • Oran
Design
Adobe Photoshop
Adobe Illustrator
Canva
Apply
$135k – $170k per year • Remote (likely United States) • Full-Time
Python
Verilog
Perl
MATLAB
Chips/EDA
Cadence Virtuoso
Apply
$260k – $300k per year • Equity • In office • Full-Time • 15+ years exp • PhD • Austin
Chips/EDA
Cadence Virtuoso
Apply
≈ $65k – $183k per year (Estimated) • In office • Full-Time • Master's Degree • Seoul
Python
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Apply
Senior Designer 4 days ago
In office • 3+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
In office • 14+ years exp
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Senior Designer 2 days ago
In office
SystemVerilog
Chips/EDA
UVM
Apply
Senior Design Lead 2 days ago
In office • 3+ years exp
Management
Outlook
Microsoft Office
Apply
Senior Test Lead 4 days ago
In office • 5+ years exp
Mobile
Material Design
Design
Figma
Sketch
ProtoPie
Framer
Adobe XD
Apply
In office
Design
Figma
Sketch
Adobe XD
Axure RP
InVision
Apply
Senior Designer 4 days ago
In office • 3+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
See all jobs
This is one of many
1,236,225 more open roles from verified company boards, updated every day.