Location
In office
Seniority
Architect · 5+ years exp
Confirmed on the employer's own hiring board on Oct 6, 2026. First seen by Alion on Oct 5, 2026.
Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.
Job Summary
Position Summary
We are seeking a Firmware Engineer to design, develop, and validate embedded firmware for our Ultra-Wideband (UWB) wireless SoC platform. This role owns low-level driver development, PHY/MAC firmware bring-up, and RTOS-based application integration for UWB ranging, positioning, and sensing products built on the IEEE 802.15.4 UWB standard family. The ideal candidate combines strong embedded systems fundamentals with hands-on wireless connectivity irmware experience.
Required Qualifications
- Minimum 5+ years of professional experience working in an embedded environment. Bachelor’s/Master’s degree (B.Tech/B.E/M.Tech/MS) in Electrical/Electronics/Computer Science/Computer Engineering or related field.
- Strong proficiency in C for resource-constrained embedded systems; solid understanding of memory-mapped I/O, linker scripts, and cross-compilation toolchains (GCC/Clang/ARM toolchains).
- Hands-on experience developing and debugging low-level peripheral drivers (SPI, I2C, UART, DMA, timers/counters, GPIO) on ARM Cortex-M (or similar) microcontrollers/SoCs.
- Practical experience with one or more RTOS environments (FreeRTOS, Zephyr, ThreadX, embOS, or equivalent): task scheduling, semaphores/mutexes, queues, priority inversion handling, and interrupt-to-task signaling.
- Good knowledge of wireless/RF concepts and the firmware stack of Ultra-Wideband (UWB MAC/UCI) or other wireless technologies such as BLE/BT, Wi-Fi, LoRa: packet framing and detection, channel estimation, gain/calibration control, and precise TX/RX timing.
- Experience reading digital hardware specifications (register maps, timing diagrams, finite state machine descriptions) and translating them into correct firmware sequencing, error handling.
- Familiarity with debug tools: JTAG/SWD probes, logic analyzers, protocol analyzers, and RTL simulation/emulation environments (e.g., HAPS, Verilog/SystemVerilog testbenches) for pre-silicon firmware bring-up.
- Understanding of low-power design techniques: clock gating, power domain sequencing, sleep/wake state management.
- Good experience in design flows; self-motivated, flexible, good interpersonal and communication skills, a good team player able to work with cross-functional teams.
- Strong debugging and analytical skills; comfortable working directly from RTL/architecture documentation when driver behavior is undocumented at the firmware level.
Key Responsibilities
- Develop and maintain low-level drivers for UWB radio/PHY hardware: analog front-end and RF chain sequencing, receiver/transmitter enablement, calibration routines, and low level firmware development.
- Implement product and component requirements and ensure requirement-based development and traceability against firmware/software architecture and designs.
- Bring up and validate firmware against RTL/simulation models and silicon, working closely with digital design and DV teams to interpret register maps, timing diagrams, and hardware behavior specifications.
- Implement ranging and positioning protocol firmware in line with the IEEE 802.15.4 UWB PHY/MAC standard: packet exchange sequencing, timed measurement/ranging exchanges, angle-of-arrival processing, and support for the standard’s various PHY operating modes.
- Port and integrate firmware onto an RTOS (e.g., FreeRTOS, Zephyr, ThreadX) or bare-metal environment: task/thread partitioning, ISR design, DMA and interrupt-driven I/O, power-mode/sleep management, and inter-process communication (IPC) between PHY, MAC, and application layers.
- Write board support package (BSP) code: clock/reset configuration, GPIO, SPI/I2C/UART peripheral drivers, memory-mapped register access, and bootloader/flash integration.
- Debug hardware/firmware issues using JTAG/SWD debuggers, logic analyzers, oscilloscopes, and on-chip trace & debug facilities.
- Collaborate with algorithm/DSP teams to integrate ranging, positioning, and sensing algorithms into real-time firmware with strict latency/timing budgets.
- Contribute to unit test frameworks, HAL example applications, and automated regression/qualification test suites (Packet Error Rate, calibration routines).
- Participate in design/code reviews and produce clear technical documentation (programmer’s models, FSM references, driver specs).
Skill Requirements
Other Requirements
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,285,480 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
In your city
≈ $78k – $158k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Marlow
Python
Verilog
SystemVerilog
Perl
DevOps
CI/CD
Jenkins
TeamCity
GitHub
Robotics
ROS
ROS2
Sensor Fusion
Chips/EDA
Siemens ModelSim
Apply
Mixed Signal Circuit Design Coop
6 hours ago
≈ $105k – $239k per year (Estimated) • In office • Master's Degree • United States
Verilog
Chips/EDA
Cadence Virtuoso
Apply
$222k – $267k per year • In office • Full-Time • 12+ years exp • Bachelor's Degree • Foster City
Apply
≈ $66k – $153k per year (Estimated) • In office • Full-Time • Gothenburg
Java
C++
DevOps
RTOS
Linux
Apply
Principal RF Engineer
1 hour ago
≈ $82k – $159k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Cambridge
Apply
This is one of many
1,285,480 more open roles from verified company boards, updated every day.

