859,529open jobs
54,230companies
144,691added this week
Browse all
Location
In office
Seniority
Senior

Confirmed on the employer's own hiring board on Sep 27, 2026. First seen by Alion on Sep 26, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

To lead a group of Junior Analysts. Deliver projects within timelines in collaboration with internal/external stakeholders

Key Responsibilities

1. Act As A Subject Matter Expert wherever required. Mentor the Junior Analysts to improve their Performance Through Feedback And Coaching. Build Product Expertise On A Large Quantity Of Diverse Products Through Thorough Research And Analysis Of Data From Multiple Channels. Provide Value Add To Business Process / Application Improvement Through Research And Analysis

2. Prepare And Develop Documentation For Tools And Project Processes To Support The Lead Trainer And Team Lead. Define Deliverables And Measures For The Project. Track Metrics At And Engagement And Individual Level And Monitor Timelines / Milestones

3. Prepare Periodic Report. Escalate And Solve Challenges With Respect To Projects In Coordination With Internal/External Stake Holders

4. Oversee A Small Group Of Project Team Who Are Responsible To Optimize Work Allocation To Maximize And Balance The Broad Set Of Goals Defined By The Team Leads

Skill Requirements

1. Expert proficiency in SoC architecture and design, with in-depth knowledge of Verilog and UVM for digital verification.

2. Excellent understanding of C and C++ development as applied to embedded systems and SoC integration.

3. Strong familiarity with RTL design, simulation tools (e.g., Synopsys VCS, Cadence), and advanced verification methodologies.

4. Advanced proficiency in developing and reviewing testbench architectures using UVM.

5. Solid experience in mentoring technical teams and driving best practices in SoC development.

Other Requirements

1. Recommended: Certified Verification Engineer (CVE) – UVM (Optional but valuable)

2. Recommended: IEEE Certified SoC Design Professional (Optional but valuable)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
859,529 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
$131k – $218k per year • In office • Full-Time • 6+ years exp • United States
SQL
Databases
Oracle
MS SQL
Analytics
Tableau
Power BI
SAP BusinessObjects
Apply
≈ $34k – $73k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Python
AI/ML
Copilot
AI Agents
Management
Agile
Apply
≈ $84k – $170k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Green Bay
Python
MATLAB
Design
AutoCAD
Apply
≈ $64k – $128k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Madison
Design
AutoCAD
Apply
Electrical Engineer 2 months ago
≈ $102k – $188k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Baltimore
Apply
≈ $60k – $143k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Hsinchu
Python
Verilog
C++
SystemVerilog
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $70k – $151k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Reading
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $54k – $117k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$169k – $216k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • El Segundo
Python
Rust
C++
DevOps
RTOS
Linux
Apply
≈ $90k – $185k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Seongnam
C++
Chips/EDA
Synopsys Fusion Compiler
Apply
Apply
Designer 2 days ago
In office • 2+ years exp
Verilog
Apply
In office
C++
C++
Qt
DevOps
Rest API
Git
Linux
DNS
DHCP
Robotics
GStreamer
IoT
MQTT
Apply
In office • 14+ years exp
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Senior Designer 3 days ago
In office • 3+ years exp
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
See all jobs
This is one of many
859,529 more open roles from verified company boards, updated every day.