2,063,728open jobs
121,816companies
239,486added this week
Browse all
Salary
$154k – $292k per year
Location
In office (Sunnyvale, Houston, Westford)
Seniority
Principal · 15+ years exp
Visa
H-1B filings in 12 months: 572 · for this role: 9 · green card filings: 204
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on May 7, 2026. Hewlett Packard Enterprise scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Hewlett Packard Enterprise is a global technology company specializing in edge-to-cloud solutions, enterprise IT infrastructure, and intelligent software services. Formed in 2015 following the division of Hewlett-Packard Company, the organization offers servers, storage, high-performance computing, and networking capabilities through flexible consumption models like its GreenLake platform. Headquartered in Spring, Texas, the enterprise operates internationally to help commercial and public-sector clients secure, manage, and modernize their digital infrastructure.
Backed by GV, Kleiner Perkins, NEA
Principal ASIC Test Development EngineerThis role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper’s product development and manufacturing. Includes both structured ATE-level test as well as system-level/mission-mode (functional) environments.

Roles

  • Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test coverage requirements of components and systems.

  • This role concentrates on Pre-P0 development and works between HW Eng development teams and Supplier Development Teams

  • Works closely with design teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and implement in manufacturing tests

  • Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company

  • Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites

  • Engage in test standard working groups, such as IEEE 1149, 1687, P1838, JC-42 Solid State Memories

  • Trusted advisor on ASIC testability to Juniper teams including ASIC frontend, physical design, DFT, system software, diagnostics, hardware and manufacturing test teams. The influence occurs from the beginning (ASIC kick-off) to production release.

  • Key advocate recognizing and solving structural vs functional test coverage gaps, as well as weaving in new fault models for advanced semiconductor technology nodes

  • Demonstrated innovation via patents, published technical papers and conference presentations

  • Ownership of ASIC test requirements for ASIC MRDs, phase exit validation, advanced test mode development, fault coverage attainment, achievement of manufacturability objectives and continuous improvement

  • Voice of test authority with ASIC suppliers -- working closely with their product/test teams, quality, design engineering and technologists to correlate and eradicate ASIC failures in our systems with their wafer test, package test and BLCT-1. Able to independently solve NTF (No-Trouble-Found) supplier issues, via creating unique ATE-level tests to solve such issues, per strong knowledge of a chip’s design.

  • Responsible for influencing supplier testing to implement Juniper-favorable manufacturability modes at their production test

Qualifications

  • Demonstrated Principal or Distinguished Engineer expertise

  • A minimum of 15+ years of experience in testability and DFT area for ASICs, memories, and 2.5D SiPs

  • Excellent knowledge of state-of-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687

  • Strong working level experiences on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration

  • Exposure to various semiconductor test challenges and solutions for high-performance ASICs, TSV, HBM (High Bandwidth Memory) DRAM, 2.5D, and 3D ICs

  • Broad experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and contract manufacturers

  • Excellent communication, collaboration and program management skill set. Able to independently influence others.

Education: BS, MS or PhD Electrical Engineering

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

Job:

Engineering

Job Level:

TCP_05"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.

- United States of America: Annual Salary USD 153,500 - 291,500 in Massachusetts // 153,500 - 310,500 in California // 135,000 - 310,500 in Texas

The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBTemployer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,063,728 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Sunnyvale
≈ $104k – $194k per year (Estimated) · In office · Bachelor's Degree · Plano
Management
Agile
Scrum
Apply
$269k – $377k per year · Equity · Remote (United States) · Nationals only · Full-Time · 10+ years exp · Bachelor's Degree · Seattle · Cupertino · San Diego
Chips/EDA
Tessent
Synopsys DFTMAX
Apply
$269k – $377k per year · Equity · Remote (United States) · Nationals only · Full-Time · 10+ years exp · Bachelor's Degree · Seattle · Cupertino · San Diego
Python
C++
SystemC
DevOps
Linux
Apply
$269k – $377k per year · Equity · Remote (United States) · Nationals only · Full-Time · 12+ years exp · Bachelor's Degree · Seattle · Cupertino · San Diego
Verilog
SystemVerilog
Apply
$79k – $119k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · Warner Robins
Chips/EDA
Altium Designer
MedTech
CAPA
Apply
$141k – $285k per year · In office · Full-Time · 8+ years exp · Bachelor's Degree · Sunnyvale
Python
Verilog
DevOps
Linux
Unix
Chips/EDA
Cadence Allegro
Apply
$65k – $151k per year · In office · Full-Time · Bachelor's Degree · Chippewa Falls
Apply
$96k – $221k per year · In office · Full-Time · 4+ years exp · Bachelor's Degree · Chippewa Falls
Design
SolidWorks
Apply
$74k – $170k per year · In office · Full-Time · 2+ years exp · Bachelor's Degree · Chippewa Falls
Apply
$181k – $367k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · Sunnyvale
MATLAB
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
$123k – $170k per year · Equity · In office · Nationals only · Full-Time · Bachelor's Degree · Sunnyvale · San Diego
C++
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
$130k – $170k per year · In office · 5+ years exp · Bachelor's Degree · Sunnyvale
Python
SQL
C
C
Embedded C
DevOps
RTOS
Linux
IoT
FreeRTOS
Apply
≈ $163k – $302k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Sunnyvale
C++
SystemC
DevOps
Linux
Apply
$68k – $130k per year · Equity · Hybrid · Full-Time · 9+ years exp · Sunnyvale
Java
Java
Spring Boot
Spring Data JPA
Databases
Apache Kafka
DevOps
GCP
Azure
CI/CD
Kubernetes
Management
Agile
Scrum
QA
Rest-Assured
Apply
≈ $84k – $181k per year (Estimated) · Hybrid · Freelance · 4+ years exp · Sunnyvale
Python
DevOps
BGP
OSPF
MPLS
Apply
See all jobs
This is one of many
2,063,728 more open roles from verified company boards, updated every day.