1,971,211open jobs
116,518companies
252,502added this week
Browse all
Salary
≈ $29k – $60k per year (Estimated)
Location
Hybrid (Bengaluru, India)
Seniority
Staff

Confirmed on the employer's own hiring board on Oct 25, 2026. First seen by Alion on Aug 11, 2026. Infineon Technologies scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Infineon Technologies is a semiconductor company near Munich that was spun out of Siemens in 1999. It is the world leader in power semiconductors and a major supplier of automotive chips, security controllers and sensors. The company operates fabrication plants in Germany, Austria and Malaysia and is building a large new site in Dresden.

The selected candidate will play a critical role in the architecture, design, verification, and implementation of RTL solutions for mixed-signal subsystems and standalone IPs. The roleinvolvesdevelopingrobustdigitaldesignsthatinterfacewithcomplexanalogandmixed-signalcircuitswhileensuringpower,performance,andarea(PPA)targetsareachieved.

Your role

Key responsibilities in your new role

  • Define,develop,verify,andimplementRTLdesignsformixed-signalsubsystemsandstandaloneIPsfromconceptthroughsiliconrealization.

  • Collaboratecloselywithanalog,verification,andphysicaldesignteamstodeliverhigh-qualitymixed-signalsolutions.
  • Architectandimplementdigitalcontrollogicforcomplexmixed-signalIPs,ensuringseamlessintegrationandfunctionality.

Your profile

Qualifications and skills to help you succeed

  • Strong expertise in RTL design and development for mixed-signal IPs such as PLLs, ADCs, SerDes, PMUs, and complex signal-chain architectures.
  • Hands-on experience in designing and implementing Finite State Machines (FSMs) and digital control logic for Power Management Units (PMUs) and related low-power applications.
  • Proficiency in developing and maintaining synthesis constraints (SDC), timing constraints, and implementing coverage-driven design methodologies.
  • Strong understanding and practical experience in low-power design techniques, including creation and maintenance of UPF (Unified Power Format) for designs spanning multiple power domains.
  • Experience with RTL coding in Verilog/System Verilog, linting, CDC/RDC analysis, synthesis, and timing closure methodologies.
  • Good understanding of mixed-signal design flows and digital-analog interface requirements.

#WeAreIn for driving decarbonization and digitalization.

As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.

Are you in?

We are on a journey to create the best Infineon for everyone.

We strive to create the best Infineon for everyone by embracing diversity and inclusion. We welcome applicants for who they are and offer a workplace built on trust, openness, respect and equal opportunity.

Our hiring decisions are based on skills and experience. Even if you don’t meet every requirement, we encourage you to apply.

Please let your recruiter know if you need any accommodations during the interview process.

Learn more about our various contact channels and about Diversity & Inclusion at Infineon.

Vidhi Thakkar

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,971,211 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $17k – $43k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Noida
Verilog
SystemVerilog
VHDL
Apply
≈ $29k – $60k per year (Estimated) • In office • Full-Time • 10+ years exp • Hyderabad
Verilog
Chips/EDA
Tessent
Synopsys SpyGlass
Synopsys Verdi
Apply
≈ $21k – $49k per year (Estimated) • In office • Full-Time • 8+ years exp • Hyderabad
Python
Verilog
C
C++
VHDL
C
Embedded C
DevOps
Git
Windows
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Synplify Pro
Management
Confluence
Apply
≈ $31k – $72k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
C++
DevOps
CI/CD
Git
GitLab
Linux
Cybersecurity
FedRAMP
Management
Agile
Apply
≈ $31k – $72k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Verilog
Apply
Verification Engineer 12 days ago
$175k – $225k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Chicago
Verilog
C++
SystemVerilog
AI/ML
Machine Learning
DevOps
Linux
Chips/EDA
UVM
Apply
Senior Designer 30 days ago
≈ $48k – $111k per year (Estimated) • In office • 3+ years exp • Mexico
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Designer 30 days ago
≈ $32k – $79k per year (Estimated) • In office • 2+ years exp • Mexico
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Senior Design Lead 30 days ago
≈ $60k – $138k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Technical Architect 30 days ago
≈ $67k – $138k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
≈ $29k – $59k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
UVM
Apply
≈ $27k – $55k per year (Estimated) • Hybrid • Bengaluru
Apply
≈ $15k – $35k per year (Estimated) • Hybrid • 3+ years exp • Bengaluru
Assembly
Apply
≈ $27k – $55k per year (Estimated) • In office • 7+ years exp • Bengaluru
DevOps
Linux
TCP/IP
Wi-Fi
Cybersecurity
Wireshark
Tcpdump
Apply
≈ $43k – $89k per year (Estimated) • In office • 5+ years exp • Xi'an
C++
DevOps
Git
Apply
ML Engineer 1 day ago
≈ $24k – $49k per year (Estimated) • In office • 7+ years exp • Bengaluru
Python
Java
SQL
Python
FastAPI
pySpark
Databases
MySQL
PostgreSQL
Databricks
RabbitMQ
Apache Kafka
AI/ML
Spark
AI Agents
TensorFlow
PyTorch
Machine Learning
DevOps
Rest API
Azure
Git
Docker
Kubernetes
Amazon Kinesis
Analytics
Power BI
Azure Data Factory
Management
Agile
Apply
≈ $17k – $39k per year (Estimated) • In office • 5+ years exp • Bengaluru
JavaScript
TypeScript
SQL
DevOps
Rest API
GitHub Actions
CI/CD
Jenkins
Git
SOAP
Management
Jira
Agile
Scrum
QA
Selenium
Cucumber
Playwright
Postman
Jest
Mocha
SoapUI
Apply
≈ $33k – $79k per year (Estimated) • In office • 8+ years exp • Bengaluru
Python
SQL
AI/ML
Copilot
Cursor
Claude
Prompt Engineering
LLM
DevOps
Rest API
CI/CD
Docker
Kubernetes
Apply
≈ $26k – $59k per year (Estimated) • In office • 8+ years exp • Bengaluru
JavaScript
TypeScript
Frontend
Zustand
Redux
React.js
Jotai
Recoil
Mobile
Reactive Programming
State Management
Apply
Software Engineer 1 day ago
≈ $18k – $41k per year (Estimated) • In office • 8+ years exp • Bengaluru
DevOps
CI/CD
Management
Agile
Apply
See all jobs
This is one of many
1,971,211 more open roles from verified company boards, updated every day.