2,067,974open jobs
125,550companies
241,889added this week
Browse all
Salary
≈ $83k – $176k per year (Estimated)
Location
Hybrid (Villach, Austria, Munich, Germany)
Seniority
Staff · 6+ years exp

Confirmed on the employer's own hiring board on Nov 3, 2026. First seen by Alion on Sep 15, 2026. Infineon Technologies scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Infineon Technologies is a semiconductor company near Munich that was spun out of Siemens in 1999. It is the world leader in power semiconductors and a major supplier of automotive chips, security controllers and sensors. The company operates fabrication plants in Germany, Austria and Malaysia and is building a large new site in Dresden.

#WeAreIn for jobs that impact everyone's life.

What if your ideas could change the way the world connects, powers up, or thinks? As a Senior Staff Engineer Digital Verification on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life.

Are

you in?

Your role

Key responsibilities in your new role

  • Create and define verification plans for digital or digital mixed signal designs

  • Create new and improve existing verification environments in SystemVerilog/UVM

  • Write and execute tests for RTL and gate-level

  • Debug

    issues in design and verification

    environments

  • Lead

    and coordinate other verification engineers in your projects

  • Closely

    cooperate with architects, designers and other

    verification engineers

  • Mentoring of junior colleagues, consultants and

    students

  • Contribute to enhancement of existing methodologies and flows

Your profile

Qualifications and skills to help you succeed

  • University degree in Electrical Engineering, Information

    Technology, Telematics, or a related field with a focus on electronics

  • At least 6 years of professional

    experience in digital verification; experience in technical leadership is highly desirable

  • Expert knowledge of SystemVerilog and UVM and solid understanding of SystemVerilog for design

  • Strong scripting skills using technologies such as bash, tcsh, Python, TCL or similar

  • Knowledge of formal verification and mixed signal verification is an advantage

  • Fluent English language skills with German skills as a plus

We

offer competitive salaries and additional benefits based on your performance,

experience and qualification. The employment is in accordance with the

collective salary and wage agreement for employees of the electrical and

electronics industry, employment group H(https://www.feei.at/leistungen/informations-service/mindestlohne-und-gehalter). The monthly salary is paid 14 times p.a. We offer a

higher compensation depending on your expertise and skills.

#WeAreIn for driving decarbonization and digitalization.

As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.

Are you in?

We are on a journey to create the best Infineon for everyone.

We strive to create the best Infineon for everyone by embracing diversity and inclusion. We welcome applicants for who they are and offer a workplace built on trust, openness, respect and equal opportunity.

Our hiring decisions are based on skills and experience. Even if you don’t meet every requirement, we encourage you to apply.

Please let your recruiter know if you need any accommodations during the interview process.

Learn more about our various contact channels and about Diversity & Inclusion at Infineon.

Maria Pollai-Schlintl

Linkedin

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,067,974 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Villach
$113k – $169k per year · In office · Full-Time · Bachelor's Degree · Mossville
DevOps
Wi-Fi
Apply
$98k – $146k per year · In office · Full-Time · Bachelor's Degree · Mossville
Python
C++
DevOps
RTOS
Git
Management
Agile
Apply
$136k – $184k per year · Equity · In office · Nationals only · Full-Time · 5+ years exp · Bachelor's Degree · San Diego
Chips/EDA
Altium Designer
OrCAD
Mentor Xpedition
Apply
In office · Internship · Bachelor's Degree · Boise
Python
SQL
AI/ML
Copilot
Claude
ChatGPT
Prompt Engineering
AI Agents
RAG
Machine Learning
Chips/EDA
JMP
Analytics
Tableau
Power BI
Apply
In office · Bachelor's Degree · George Town
Apply
≈ $24k – $51k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Noida
SystemVerilog
Chips/EDA
UVM
Apply
$77k per year · Hybrid · Bristol
Python
SystemVerilog
VHDL
DevOps
Azure DevOps
Azure
Git
Configuration Management
Bitbucket
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Formal Verification
Apply
ASIC DV Engineer 21 days ago
In office · Bachelor's Degree · Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Chips/EDA
UVM
Apply
≈ $73k – $136k per year (Estimated) · In office · 5+ years exp · Warsaw
Python
Verilog
C++
SystemVerilog
VHDL
SystemC
Chisel
DevOps
Linux
Chips/EDA
UVM
Cocotb
Apply
$93k – $103k per year · In office · Full-Time · 2+ years exp · Master's Degree · Geneva
Python
Verilog
SystemVerilog
DevOps
Linux
Unix
Apply
In office · Internship · Villach
Python
SystemVerilog
VHDL
MATLAB
AI/ML
Machine Learning
Apply
≈ $64k – $145k per year (Estimated) · In office · 12+ years exp · Master's Degree · Singapore
Verilog
Apply
In office · Bachelor's Degree · Samut Prakan
Apply
$99k – $148k per year · In office · Bachelor's Degree · Lexington
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$77k – $116k per year · In office · Lexington
Python
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
UVM
Formal Verification
Apply
≈ $97k – $220k per year (Estimated) · Hybrid · 8+ years exp · Munich · Villach
Verilog
SystemVerilog
VHDL
Apply
≈ $84k – $179k per year (Estimated) · Hybrid · 5+ years exp · Villach
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $36k – $57k per year (Estimated) · In office · Villach
Apply
Hybrid · Villach
Design
AutoCAD
SpaceTech
Siemens NX
Apply
≈ $42k – $86k per year (Estimated) · Hybrid · 4+ years exp · Villach
Management
SharePoint
Apply
See all jobs
This is one of many
2,067,974 more open roles from verified company boards, updated every day.