742,156open jobs
44,537companies
106,204added this week
Browse all
Salary
≈ $117k – $235k per year (Estimated)
Location
Hybrid (Austin, Hillsboro, Folsom, Santa Clara, United States)
Seniority
Middle · 3+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Sep 24, 2026. Intel Corporation scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

The Role and Impact

As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high-quality performance. You will design scalable and reusable verification plans, develop test environments, and execute tests to uncover issues and improve functionality. Your contributions will directly enhance Intel's product quality and ensure optimal performance in presilicon development.

Business Group

You will be joining Intel's cutting-edge product development group, a team focused on designing and verifying advanced semiconductor solutions. This group is at the forefront of innovation, delivering high-quality, scalable products that drive Intel's leadership in technology and performance. By contributing your skills here, you will help shape the future of computing and enable groundbreaking advancements in the industry.

Key Responsibilities

- Define and develop scalable and reusable block, subsystem, and SoC verification plans.

- Create test benches and verification environments that align with microarchitecture specifications.

- Execute verification plans, including emulation and system simulation models, to ensure design functionality and uncover bugs.

- Debug and root cause issues in presilicon environments, implementing corrective measures to address failures.

- Collaborate with architects, RTL developers, postsilicon teams, and physical design teams to improve verification of complex architectural features.

- Document and maintain test plans, driving technical reviews with design and architecture teams.

- Integrate security coverage activities within test plans, including regression and debug tests.

- Maintain and improve existing functional verification infrastructure and methodologies.

- Absorb learnings from postsilicon development and incorporate feedback into improved verification strategies.

Expected Professional Traits:

- Passion for tackling complex problems and delivering innovative solutions.

- Strong communication skills and ability to work collaboratively across interdisciplinary teams.

- Experience with postsilicon validation and incorporating feedback into presilicon test plans.

Qualifications:

Minimum Qualifications

- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 3+ years of hands-on experience in SoC design verification, including demonstrated expertise in OVM/UVM methodologies, debugging, and test planning.

OR

- Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 2+ years of hands-on experience in SoC design verification, including demonstrated expertise in OVM/UVM methodologies, debugging, and test planning.

OR

- PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

Preferred Qualifications

- Familiarity with emulation models and system simulation tools for performance analysis.

- AI tools to perform verification

- Experience with postsilicon validation and incorporating feedback into presilicon test plans

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Additional Locations:

US, California, Folsom, US, California, Santa Clara, US, Oregon, Hillsboro

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
742,156 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Austin
≈ $63k – $127k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Salem
VHDL
Apply
$170k – $200k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Arlington
Apply
$100k – $180k per year • Equity • In office • 3+ years exp • Arvada
Python
Rust
C++
C++
CMake
Databases
NATS
DevOps
gRPC
K3s
GitLab CI
CI/CD
Jenkins
Git
Docker
Kubernetes
Linux
QA
Pytest
Apply
$120k per year • Hybrid • Bachelor's Degree • Decatur
Chips/EDA
Altium Designer
Apply
$57k – $103k per year • In office • 2+ years exp • Bachelor's Degree • Atlanta
Management
Microsoft Office
Apply
≈ $46k – $99k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • New Taipei
Python
Verilog
C++
SystemVerilog
Chips/EDA
UVM
Apply
In office
Chips/EDA
UVM
Apply
$87k – $137k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Leixlip
SystemVerilog
AI/ML
OpenCV
TensorFlow
PyTorch
Edge AI
DevOps
CI/CD
Git
Chips/EDA
UVM
Formal Verification
Apply
≈ $49k – $106k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Milan
Python
SystemC
MATLAB
MATLAB
Simulink
Chips/EDA
UVM
Apply
$40k – $45k per year • Hybrid • Full-Time • Master's Degree • Milan
Python
SystemC
MATLAB
MATLAB
Simulink
Chips/EDA
UVM
Apply
≈ $91k – $184k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Rio de Janeiro
SQL
Apply
≈ $136k – $251k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hillsboro
Chips/EDA
Mentor Xpedition
Apply
≈ $164k – $306k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Hillsboro
Apply
≈ $154k – $297k per year (Estimated) • In office • Full-Time • 9+ years exp • Bachelor's Degree • Chandler
Apply
≈ $111k – $223k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Rio de Janeiro
Apply
≈ $98k – $223k per year (Estimated) • In office • Austin
Apply
≈ $121k – $222k per year (Estimated) • In office • Austin
SystemVerilog
DevOps
HPC
Apply
≈ $127k – $245k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Apply
≈ $108k – $199k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Apply
≈ $100k – $226k per year (Estimated) • In office • Austin
SystemVerilog
DevOps
Wi-Fi
Apply
See all jobs
This is one of many
742,156 more open roles from verified company boards, updated every day.