1,809,264open jobs
104,122companies
274,444added this week
Browse all
Salary
≈ $130k – $238k per year (Estimated)
Location
In office (New York)
Seniority
Staff · 8+ years exp

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Apr 30, 2026. Jane Street scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Jane Street (Jane Street Capital) is a quantitative trading firm and liquidity provider specializing in automated market making, algorithmic execution, and high-frequency trading. Headquartered in New York, New York, the firm operates major regional hubs in London, Hong Kong, Singapore, and Amsterdam. Its core activities involve deploying proprietary quantitative research, machine learning models, and low-latency infrastructure to facilitate continuous trading across exchange-traded funds (ETFs), equities, options, fixed income, futures, and derivative products across more than 200 trading venues globally.

About the Position

We are looking to hire an ASIC Physical Design Engineer, who is also experienced reading and writing  RTL, to help us design, test and deploy advanced hardware. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking and research infrastructure.

This isn't a traditional PD role. We're a small team where everyone works across the chip design process, and we expect our PD engineers to lead with physical design expertise but think like chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary. 

If you've spent your career exclusively in PD, this probably isn't the right fit- but if you've worked across the stack, either because you started as an RTL designer and moved into PD, or because you were on a smaller team where you had to wear multiple hats, we'd love to talk.

We're big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.

About You

  • You have 8+ years hands-on experience building and running modern physical design flows (e.g., floor planning, place and route, timing closure, physical verification, power analysis)
  • You don't need to have optimized every last detail of every flow, but you should have broad enough experience across PD that you can own a flow end-to-end and know where the risks are
  • Beyond PD, you can read and write RTL and understand how front-end design decisions affect physical implementation-and vice versa; You think about physical design in the context of the overall chip, not just as a downstream consumer of a netlist
  • You're interested in using software engineering techniques to improve the hardware design process, and you have experience programming in a high-level language (Python, C++, Haskell, etc.)

If you're a recruiting agency and want to partner with us, please reach out to [email protected].

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,809,264 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
New York
$167k – $268k per year • In office • 8+ years exp • Bachelor's Degree • Agoura Hills
Python
Verilog
C#
C++
Apply
$110k – $205k per year • In office • Secret • 3+ years exp • Bachelor's Degree • Littleton
Chips/EDA
Mentor Xpedition
Apply
$136k – $252k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Littleton
Apply
$136k – $252k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Littleton
Chips/EDA
Mentor Xpedition
Apply
DSP Software Engineer 2 months ago
≈ $105k – $192k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Carmel
C++
MATLAB
Robotics
Sensor Fusion
Management
Agile
Apply
≈ $88k – $167k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Goleta
Python
C#
C++
DevOps
Azure DevOps
Azure
Git
Windows
TCP/IP
Apply
≈ $25k – $72k per year (Estimated) • In office • Suzhou
C++
Robotics
EtherCAT
CANopen
Apply
Trade Secret Intern 3 days ago
≈ $12k – $23k per year (Estimated) • In office • Internship • Master's Degree • China
Python
AI/ML
NLP
Analytics
Microsoft Excel
Management
Power Automate
SharePoint
Apply
In office • PhD • Mangilao
Python
AI/ML
Ray
Triton
OCR
Apply
Backend Engineer 4 days ago
Hybrid • 3+ years exp
Python
Go
JavaScript
TypeScript
SQL
Node JS
Python
FastAPI
Django
Databases
MySQL
PostgreSQL
Redis
DynamoDB
RabbitMQ
Apache Kafka
AI/ML
Model Context Protocol
Function Calling
AI Agents
Tool Use
DevOps
Rest API
Terraform
GCP
GitHub Actions
Azure
CI/CD
Jenkins
Git
AWS
Docker
Kubernetes
AWS Fargate
AWS Lambda
GitLab
Amazon S3
IAM
Amazon ECS
Amazon CloudWatch
Amazon EventBridge
API Gateway
Cybersecurity
Least Privilege
QA
Playwright
Robot Framework
Apply
≈ $116k – $262k per year (Estimated) • In office • New York
Verilog
VHDL
OCaml
Chisel
Chips/EDA
Xilinx Vivado
Apply
ASIC Engineer 26 days ago
≈ $102k – $198k per year (Estimated) • In office • 4+ years exp • New York
Python
Java
C++
Haskell
OCaml
Chips/EDA
Formal Verification
Apply
≈ $61k – $119k per year (Estimated) • In office • London
Verilog
VHDL
OCaml
Chisel
Chips/EDA
Xilinx Vivado
Apply
≈ $70k – $121k per year (Estimated) • In office • 8+ years exp • London
Python
C++
Haskell
OCaml
Apply
ASIC Engineer 26 days ago
≈ $63k – $147k per year (Estimated) • In office • 4+ years exp • London
Python
Java
C++
Haskell
OCaml
Chips/EDA
Formal Verification
Apply
≈ $51k – $104k per year (Estimated) • In office • Full-Time • Master's Degree • London • New York • Zurich
Python
C++
Apply
$250k – $275k per year • Remote (United States) • Full-Time • 12+ years exp • Bachelor's Degree • New York • Chicago
Apply
$243k – $257k per year • Remote (United States) • Full-Time • 10+ years exp • Bachelor's Degree • New York • Dallas
Management
Microsoft Project
Microsoft Office
Apply
$117k – $146k per year • In office • 12+ years exp • Bachelor's Degree • Rochester • New York
Analytics
Microsoft Excel
Apply
≈ $154k – $274k per year (Estimated) • Remote (United States) • Full-Time • 3+ years exp • New York
Python
SQL
DevOps
IAM
Cybersecurity
SIEM
DLP
Apply
See all jobs
This is one of many
1,809,264 more open roles from verified company boards, updated every day.