1,806,494open jobs
104,173companies
272,289added this week
Browse all
Salary
≈ $61k – $119k per year (Estimated)
Location
In office (London)
Visa
Licensed UK visa sponsor

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Aug 3, 2026. Jane Street scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Jane Street (Jane Street Capital) is a quantitative trading firm and liquidity provider specializing in automated market making, algorithmic execution, and high-frequency trading. Headquartered in New York, New York, the firm operates major regional hubs in London, Hong Kong, Singapore, and Amsterdam. Its core activities involve deploying proprietary quantitative research, machine learning models, and low-latency infrastructure to facilitate continuous trading across exchange-traded funds (ETFs), equities, options, fixed income, futures, and derivative products across more than 200 trading venues globally.

About the Position

We are looking to hire engineers with experience in both software and hardware design to help us build our FPGA or ASIC-based applications. 

We're big believers in the ability of tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our hardware engineering work, and we’re looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. The hardware team at Jane Street works on both FPGA and ASIC designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.

In this role, you’ll work on the ground-up design and implementation of new FPGA or ASIC applications, and help extend and refine the high-level design and testing tools that we use internally. Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration, but you can also expect to work with some Verilog and C. While you don’t need to have worked with OCaml specifically, a good background in typed programming languages is a plus.

If you’d like to learn more, you can read about our interview process, meet some of our newest hires, or check out ourOCaml All The Way Down talk and Programmable Hardware podcast episode.

About You

We don’t expect you to have a background in OCaml, finance, or any other specific field - we’re looking for smart programmers who will approach hardware design with a software engineering mindset. We’re more interested in how you think and learn than what you currently know. You should be:

  • Comfortable with a software programming language
  • Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
  • Experienced working with FPGA or ASIC vendor tools - Vivado or Quartus for FPGAs, Genus or Innovus for ASICs
  • Experienced with building a working hardware project (either FPGA or ASIC) through an academic, professional, or personal project
  • Interested in learning how to use FPGAs or ASICs in the context of networking
  • A top-notch programmer with a love for technology
  • Intellectually curious, collaborative, and eager to learn
  • Humble and unafraid to ask questions and admit mistakes
  • Fluent in English

If you're a recruiting agency and want to partner with us, please reach out to [email protected]

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,806,494 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
London
≈ $61k – $106k per year (Estimated) • In office • Bachelor's Degree • Woking
DevOps
Wi-Fi
Apply
$47k – $87k per year • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Glasgow
C
C++
C
Embedded C
DevOps
Git
Management
Confluence
Jira
Agile
UML
Apply
≈ $99k – $226k per year (Estimated) • In office • Full-Time • 5+ years exp • Tel Aviv
Python
Cybersecurity
Cortex XSOAR
Apply
≈ $25k – $63k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $24k – $61k per year (Estimated) • In office • Full-Time • 3+ years exp • PhD • Bengaluru
Python
Apply
$50k – $96k per year • In office • Internship • 3+ years exp • Bachelor's Degree • Austin
Python
Verilog
SQL
C#
MATLAB
Apply
$125k – $181k per year • Remote (United States) • Full-Time • 8+ years exp • Colorado Springs • Durham
Python
Verilog
C++
SystemVerilog
Apply
$178k – $257k per year • Equity • Hybrid • Full-Time • 12+ years exp • Bachelor's Degree • Austin • San Jose
Verilog
Apply
≈ $68k – $133k per year (Estimated) • In office • 1+ year exp • Bachelor's Degree • Knoxville
Python
Verilog
SystemVerilog
Perl
Apply
$116k – $190k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $70k – $121k per year (Estimated) • In office • 8+ years exp • London
Python
C++
Haskell
OCaml
Apply
ASIC Engineer 26 days ago
≈ $63k – $147k per year (Estimated) • In office • 4+ years exp • London
Python
Java
C++
Haskell
OCaml
Chips/EDA
Formal Verification
Apply
≈ $116k – $262k per year (Estimated) • In office • New York
Verilog
VHDL
OCaml
Chisel
Chips/EDA
Xilinx Vivado
Apply
≈ $130k – $238k per year (Estimated) • In office • 8+ years exp • New York
Python
C++
Haskell
OCaml
Apply
ASIC Engineer 26 days ago
≈ $102k – $198k per year (Estimated) • In office • 4+ years exp • New York
Python
Java
C++
Haskell
OCaml
Chips/EDA
Formal Verification
Apply
Equity • Hybrid • Full-Time • London
AI/ML
Machine Learning
Apply
Account Executive 1 day ago
In office • Contractor • London
Apply
≈ $51k – $104k per year (Estimated) • In office • Full-Time • Master's Degree • London • New York • Zurich
Python
C++
Apply
≈ $44k – $71k per year (Estimated) • In office • 2+ years exp • London
Apply
≈ $36k – $54k per year (Estimated) • In office • 2+ years exp • London
Apply
See all jobs
This is one of many
1,806,494 more open roles from verified company boards, updated every day.