1,829,912open jobs
105,503companies
269,531added this week
Browse all
Salary
≈ $87k – $197k per year (Estimated)
Location
Hybrid (Saint-Sulpice, Switzerland)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Aug 19, 2026.

Overview
Company
Impact
Profile match
Revolutionary Copper MIMO technology eliminates costly HBM chips. 10X lower cost, 3X lower power, 8X more scale for next-gen AI systems and connectivity.

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems - a critical barrier to scalable adoption.

Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency - unlocking unprecedented efficiency for AI training and inference at scale.

Kandou’s architecture is not just an incremental improvement - it’s a foundational shift in how AI hardware is built for the future.

Job Title: Analog Design Engineer (Advanced Research and Development Department)

Job Location: Switzerland

Key responsibilities

  • Develop block level specifications and models for target designs

  • Develop, model, design, and verify performance of custom analog circuits in advanced technology nodes

  • Layout design and development, including floor-planning, guiding layout engineers, and post-layout verification

  • Design verification at different levels (pre- and post-layout, variation-aware)

  • Support and collaborate with the design team, including other design and layout engineers, architects and chip level integration engineers, modeling and system level designers.

  • Support for post-silicon lab bring-up, debug, characterization and productization.

  • Produce reports (progress report, analysis, design, modeling, and verification reports)

  • Participate in developing concept level architectures and circuits

Skills

  • Deep understanding on design and layout techniques for high-speed and high-precision circuits, problem solver, and excellent analytical skills.

  • Experience in developing testbenches and simulation setups to analyze performance of target circuits and systems.

  • Skillful in layout techniques, such as matching, parasitic estimation and reduction, and deep-submicron related issues.

  • Advanced user of EDA tool for design and verification, preferably Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitic extraction and modelling, EM and IR drop tools, and ESD analysis, among others.

  • Self-motivated, with strong sense of ownership and responsibility.

  • Manage workload, schedules and report to internal management and technical teams.

  • Excellent communication and reporting skills.

Experience

  • 5+ years of experience in design and layout of analog and mixed-signal circuits, especially high-speed and high-precision circuits. Examples are: multi-gigabit serial data-link transceivers, RF circuits, equalizers, clock generators, PLLs, clock and data recovery circuits, data converters (ADC or DAC), biasing and bandgap circuits.

  • MSc or PhD in electronics/electrical engineering (equivalent or higher).

  • Experienced with modern semiconductor process technologies, such as CMOS 28nm, and FinFET 16/14nm, 7nm.

  • Experienced in high-level modelling, top-level simulations, and signal integrity.

  • Solid background on Signal Processing and Communications

If this is the role you have been looking for and you want to be part of a growing Company, with an exciting future then we would really love to hear from you. Together We Kandou It !

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,829,912 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Saint-Sulpice
≈ $84k – $190k per year (Estimated) • In office • Full-Time • Visp
Management
Agile
Apply
≈ $67k – $152k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • Switzerland
Apply
≈ $70k – $158k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • PhD • Switzerland
Python
C++
MATLAB
DevOps
CI/CD
Apply
≈ $78k – $176k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Lenzburg
Apply
≈ $79k – $176k per year (Estimated) • In office • Full-Time • Visp
Management
Agile
Apply
$85k – $146k per year • In office • Full-Time • Bachelor's Degree • Essex Junction
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $54k – $156k per year (Estimated) • In office • Full-Time • Leuven
Chips/EDA
Cadence Virtuoso
Apply
≈ $32k – $94k per year (Estimated) • In office • Full-Time • Master's Degree • Tianjin
Python
C++
Perl
AI/ML
Machine Learning
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
≈ $107k – $273k per year (Estimated) • In office • 3+ years exp • Haifa
Python
AI/ML
Prompt Engineering
AI Agents
NVLink
DevOps
CI/CD
Git
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Synopsys StarRC
Ansys RedHawk
Apply
$135k – $160k per year • Hybrid • Full-Time • Bachelor's Degree • San Jose
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
≈ $84k – $191k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Cadence Genus
Apply
≈ $77k – $175k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Apply
≈ $79k – $180k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Saint-Sulpice
Python
Apply
≈ $102k – $237k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Saint-Sulpice
Python
C++
MATLAB
AI/ML
NumPy
Apply
Analog Design Engineer 2 months ago
≈ $85k – $193k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Chips/EDA
Cadence Virtuoso
Apply
≈ $84k – $191k per year (Estimated) • In office • Full-Time • 5+ years exp • Saint-Sulpice
Python
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Cadence Genus
Apply
≈ $81k – $183k per year (Estimated) • In office • Full-Time • 5+ years exp • Saint-Sulpice
Python
C++
MATLAB
AI/ML
NumPy
Apply
DFT Engineer 18 days ago
≈ $77k – $175k per year (Estimated) • In office • Full-Time • 5+ years exp • Saint-Sulpice
Apply
≈ $84k – $191k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Cadence Genus
Apply
≈ $77k – $175k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Apply
See all jobs
This is one of many
1,829,912 more open roles from verified company boards, updated every day.