1,827,859open jobs
106,613companies
259,143added this week
Browse all
Salary
$164k – $274k per year
Location
In office (Santa Clara)
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Aug 28, 2026. Keysight scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Keysight is an American maker of electronic test and measurement equipment and software, spun off from Agilent Technologies in 2014. It sells oscilloscopes, network and signal analysers, and design and simulation software used in wireless, semiconductor, automotive and aerospace development, and acquired the French simulation firm ESI Group in 2024. The company is headquartered in Santa Rosa, California, United States.
Overview

Keysight is at the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~16,800 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more about what we do.

Our award-winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.

Responsibilities

This job will be part of Keysight Laboratories, which develops state-of-the art and beyond application specific integrated circuits (ASICs), enabling performance breakthroughs that differentiate our electronic test and measurement products. Keysight fosters a collaborative engineering environment which emphasizes teamwork, enthusiasm, and excellence in creating highest performance, analog and mixed-signal integrated circuits.

You will join a group in Mixed-Signal ASIC Design section, e.g developing custom ASIC data converter solutions in GHz applications, implementing core ADC and DAC structures, as well as streaming I/O data paths, or complex measuring and emulating communication transceiver ASICs in CMOS and BiCMOS technologies. We are dedicated to raising the bar by innovating the next generation of high-performance mixed-signal ASICs that provide Keysight’s test and measurement products with a competitive advantage in performance and cost. These ASICs will enable the generation and characterization of leading-edge high-speed signals, such as serial links and RF waveforms. Become a part of our team and apply your IC design knowledge and experience to make the world's fastest and most accurate measurement ICs.

Qualifications

Education:

  • PhD. in Electrical Engineering or closely related field, with thesis work on mixed-signal IC design preferred, or an M.S. in Electrical Engineering with substantial experience in IC design are required.

Experience:

  • Experience in designing high-speed analog and mixed-signal circuits in CMOS or BiCMOS technologies,
  • Experience must include both, transistor level design and physical design,
  • Experience with mixed-signal building blocks and integrated systems, such as PLLs, DACs, Serializers, ADCs, or wideband amplifiers,
  • Demonstrated ability to work well in a team environment, and strong ability to document and present results,
  • Excellent interpersonal, problem solving, and communication skills to work in dynamic environment as part of multiple teams working on multiple projects and collaborate cross-functionally with a team-oriented mindset,
  • Ability to troubleshoot, and drive to root cause on difficult problems,

Desired skills:

  • Demonstrated experience in mixed-signal circuit design, including experience through a complete design and fabrication cycle,
  • A strong working knowledge of (higher) GHz clock, DAC, and in particular ADC circuits,
  • Solid background in device modelling, thermal design, and IC package design,
  • A sound understanding of the underlying semiconductor technologies and devices and their parasitics, enabling creative design to push circuit limits,
  • Understanding of signal integrity and EM issues,
  • Preferred experience with at least the 65 nm process node,
  • Experience with mixed-mode simulation of analog and digital blocks, including behavioral modelling of analog circuits, using tools like Verilog or Verilog A for simulation,
  • Familiarity with programming and scripting languages to enable automation in the design, simulation, and testing of ICs,
  • Ability to perform hands-on measurements using state-of-the-art test and measurement equipment and techniques,
  • Experience with synthesized digital design flows, using RTL descriptions to deliver verified netlists for physical synthesis,
  • A highly self-motivated mindset to accomplish all the tasks required to meet aggressive product development schedules and world class manufacturing expectations.

ITAR statement: This position requires access to certain goods, software, technology, or technical data subject to U.S. export control laws and regulations. Under these laws and regulations, U.S. persons (which includes U.S. citizens, U.S. nationals, lawful permanent residents, refugees, and asylees) working for Keysight can access export-controlled items without authorization from the U.S. government. For any individual who is not a U.S. person, Keysight may need authorization from the U.S. Department of State, U.S. Department of Commerce, or other appropriate federal agency before the individual can access export-controlled items. Employment in this position for non-U.S. persons is contingent on Keysight’s ability to obtain any required government authorizations.

We are unable to support visa sponsorship for this position.

Careers Privacy Statement

***Keysight is an Equal Opportunity Employer.***

Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.

The level of role will be based on applicable experience, education and skills; Most offers will be between the minimum and the midpoint of the Salary Range listed below.

Santa Clara, CA Pay Range: MIN $164,430.00 - MAX $274,040.00

Note: For other locations, pay ranges will vary by region

This role is eligible for Keysight Results Bonus Program

US Employees may be eligible for the following benefits:

  • Medical, dental and vision
  • Health Savings Account
  • Health Care and Dependent Care Flexible Spending Accounts
  • Life, Accident, Disability insurance
  • Business Travel Accident and Business Travel Health
  • 401(k) Plan
  • Flexible Time Off, Paid Holidays
  • Paid Family Leave
  • Discounts, Perks
  • Tuition Reimbursement
  • Adoption Assistance
  • ESPP (Employee Stock Purchase Plan)
  • Restricted Stock Units

Careers Privacy Statement ***Keysight is an Equal Opportunity Employer.***

This job will be part of Keysight Laboratories, which develops state-of-the art and beyond application specific integrated circuits (ASICs), enabling performance breakthroughs that differentiate our electronic test and measurement products. Keysight fosters a collaborative engineering environment which emphasizes teamwork, enthusiasm, and excellence in creating highest performance, analog and mixed-signal integrated circuits.

You will join a group in Mixed-Signal ASIC Design section, e.g developing custom ASIC data converter solutions in GHz applications, implementing core ADC and DAC structures, as well as streaming I/O data paths, or complex measuring and emulating communication transceiver ASICs in CMOS and BiCMOS technologies. We are dedicated to raising the bar by innovating the next generation of high-performance mixed-signal ASICs that provide Keysight’s test and measurement products with a competitive advantage in performance and cost. These ASICs will enable the generation and characterization of leading-edge high-speed signals, such as serial links and RF waveforms. Become a part of our team and apply your IC design knowledge and experience to make the world's fastest and most accurate measurement ICs.

Education:

  • PhD. in Electrical Engineering or closely related field, with thesis work on mixed-signal IC design preferred, or an M.S. in Electrical Engineering with substantial experience in IC design are required.

Experience:

  • Experience in designing high-speed analog and mixed-signal circuits in CMOS or BiCMOS technologies,
  • Experience must include both, transistor level design and physical design,
  • Experience with mixed-signal building blocks and integrated systems, such as PLLs, DACs, Serializers, ADCs, or wideband amplifiers,
  • Demonstrated ability to work well in a team environment, and strong ability to document and present results,
  • Excellent interpersonal, problem solving, and communication skills to work in dynamic environment as part of multiple teams working on multiple projects and collaborate cross-functionally with a team-oriented mindset,
  • Ability to troubleshoot, and drive to root cause on difficult problems,

Desired skills:

  • Demonstrated experience in mixed-signal circuit design, including experience through a complete design and fabrication cycle,
  • A strong working knowledge of (higher) GHz clock, DAC, and in particular ADC circuits,
  • Solid background in device modelling, thermal design, and IC package design,
  • A sound understanding of the underlying semiconductor technologies and devices and their parasitics, enabling creative design to push circuit limits,
  • Understanding of signal integrity and EM issues,
  • Preferred experience with at least the 65 nm process node,
  • Experience with mixed-mode simulation of analog and digital blocks, including behavioral modelling of analog circuits, using tools like Verilog or Verilog A for simulation,
  • Familiarity with programming and scripting languages to enable automation in the design, simulation, and testing of ICs,
  • Ability to perform hands-on measurements using state-of-the-art test and measurement equipment and techniques,
  • Experience with synthesized digital design flows, using RTL descriptions to deliver verified netlists for physical synthesis,
  • A highly self-motivated mindset to accomplish all the tasks required to meet aggressive product development schedules and world class manufacturing expectations.

ITAR statement: This position requires access to certain goods, software, technology, or technical data subject to U.S. export control laws and regulations. Under these laws and regulations, U.S. persons (which includes U.S. citizens, U.S. nationals, lawful permanent residents, refugees, and asylees) working for Keysight can access export-controlled items without authorization from the U.S. government. For any individual who is not a U.S. person, Keysight may need authorization from the U.S. Department of State, U.S. Department of Commerce, or other appropriate federal agency before the individual can access export-controlled items. Employment in this position for non-U.S. persons is contingent on Keysight’s ability to obtain any required government authorizations.

We are unable to support visa sponsorship for this position.

Careers Privacy Statement

***Keysight is an Equal Opportunity Employer.***

Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.

The level of role will be based on applicable experience, education and skills; Most offers will be between the minimum and the midpoint of the Salary Range listed below.

Santa Clara, CA Pay Range: MIN $164,430.00 - MAX $274,040.00

Note: For other locations, pay ranges will vary by region

This role is eligible for Keysight Results Bonus Program

US Employees may be eligible for the following benefits:

  • Medical, dental and vision
  • Health Savings Account
  • Health Care and Dependent Care Flexible Spending Accounts
  • Life, Accident, Disability insurance
  • Business Travel Accident and Business Travel Health
  • 401(k) Plan
  • Flexible Time Off, Paid Holidays
  • Paid Family Leave
  • Discounts, Perks
  • Tuition Reimbursement
  • Adoption Assistance
  • ESPP (Employee Stock Purchase Plan)
  • Restricted Stock Units

Careers Privacy Statement ***Keysight is an Equal Opportunity Employer.***

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,827,859 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
$210k – $340k per year • Hybrid • Top Secret • Full-Time • Sunnyvale
C++
DevOps
Linux
Apply
≈ $125k – $226k per year (Estimated) • In office • Full-Time • 7+ years exp • Waltham
Python
C++
DevOps
RTOS
CI/CD
Git
Linux
Management
Jira
QA
Pytest
Apply
$181k – $367k per year • In office • Full-Time • 10+ years exp • Sunnyvale
Apply
$147k – $279k per year • In office • Full-Time • 15+ years exp • Bachelor's Degree • Colorado Springs • Durham
Chips/EDA
Synopsys HSPICE
Ansys HFSS
Keysight ADS
Ansys SIwave
Apply
$141k – $285k per year • In office • Full-Time • 6+ years exp • Bachelor's Degree • Sunnyvale
Chips/EDA
Cadence Sigrity
Apply
≈ $34k – $81k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Verilog
C++
Apply
FPGA Engineer 10 days ago
≈ $140k – $257k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Philadelphia
Java
Verilog
C#
SystemVerilog
VHDL
AI/ML
Machine Learning
Apply
≈ $44k – $128k per year (Estimated) • Hybrid • Internship • Master's Degree • Sophia Antipolis
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
SoC Architect Intern 11 days ago
≈ $42k – $122k per year (Estimated) • Hybrid • Internship • Bachelor's Degree • Sophia Antipolis
Verilog
VHDL
Apply
≈ $43k – $125k per year (Estimated) • Hybrid • Internship • Master's Degree • Sophia Antipolis
Python
Verilog
SystemVerilog
Apply
≈ $138k – $252k per year (Estimated) • Equity • In office • 5+ years exp • PhD • Santa Rosa
Apply
$96k – $160k per year • Equity • In office • Bachelor's Degree • Colorado Springs
Apply
≈ $92k – $269k per year (Estimated) • In office • Internship • Master's Degree • Santa Rosa
Apply
≈ $99k – $288k per year (Estimated) • In office • Internship • Master's Degree • Calabasas
Python
Rust
C++
C++
TensorFlow C++
PyTorch C++
AI/ML
Reinforcement Learning
Scikit-learn
TensorFlow
PyTorch
Machine Learning
DevOps
Git
Linux
Windows
Management
Agile
Apply
$123k – $159k per year • Equity • In office • Bachelor's Degree • Santa Rosa
Python
C#
C++
MATLAB
C#
.NET
DevOps
Azure DevOps
Azure
Apply
$195k – $285k per year • Hybrid • Full-Time • 15+ years exp • Bachelor's Degree • Santa Clara
Cybersecurity
CAPA
Management
Agile
Apply
≈ $124k – $282k per year (Estimated) • In office • Master's Degree • Santa Clara
Python
Go
Rust
C++
AI/ML
Machine Learning
DevOps
containerd
Docker
Kubernetes
Xen
Linux
Robotics
ROS
Fast DDS
Zenoh
EtherCAT
CANopen
Apply
≈ $122k – $276k per year (Estimated) • In office • Master's Degree • Santa Clara
Python
Go
Rust
C++
DevOps
RTOS
Docker
Robotics
ROS
Fast DDS
Zenoh
EtherCAT
Apply
$105k – $115k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara
Management
Microsoft Office
Apply
$174k – $235k per year • Equity • In office • Full-Time • 6+ years exp • Bachelor's Degree • Santa Clara
Python
Java
Ruby
PowerShell
DevOps
VMWare
AWS
Amazon EC2
BGP
Web3
Layer 2
Apply
See all jobs
This is one of many
1,827,859 more open roles from verified company boards, updated every day.