1,826,976open jobs
106,569companies
259,126added this week
Browse all
Salary
≈ $24k – $56k per year (Estimated)
Location
In office (Thiruvananthapuram, Bengaluru)
Seniority
Staff · 12+ years exp

First seen by Alion on Sep 1, 2026.

Overview
Company
Impact
Profile match
Knowledge Artisans is a recruitment firm in India that fills information technology positions on behalf of client software and services companies. Its openings include SAP practice leads, quality assurance leads, service desk engineers, Power BI and Microsoft Fabric testers and IT infrastructure project managers in Bengaluru, Mumbai and Kochi. The company is based in India.

About the Client :

Our client is a leading global engineering and technology services organization specializing in product engineering, digital transformation, semiconductor engineering, embedded systems, and next-generation technology solutions. The organization works with leading global technology and product companies across industries such as automotive, semiconductor, communications, consumer electronics, industrial automation, and other high-technology domains.


With strong capabilities across the semiconductor product development lifecycle, the organization supports customers in areas including ASIC/SoC design, analog and mixed-signal engineering, embedded systems, verification, physical design, silicon validation, and product engineering.

About the Role :

We are looking for a highly experienced Principal Analog Mixed Signal Engineer with 12 - 18 years of relevant experience in Analog and Mixed Signal IC/ASIC/SoC development. The successful candidate will take ownership of Analog/Mixed Signal IP and subsystem development from architecture through silicon and production, including circuit design, verification, layout supervision, tape-out, silicon bring-up, characterization, and production support. This is a senior technical leadership position requiring a combination of : Deep hands-on Analog/Mixed Signal design expertise, strong understanding of semiconductor development methodologies, multiple successful silicon tape-outs, end-to-end IP/SoC ownership, silicon validation and debugging experience, technical team leadership and mentoring, customer-facing communication, and cross-functional collaboration. The ideal candidate should be capable of making critical architectural and circuit-level decisions, driving technical reviews, mentoring senior engineers, and working directly with customers and internal engineering teams.

Key Responsibilities :

1. Technical Leadership :

- Own Analog/Mixed Signal IP and subsystem development from concept to production.

- Define system-level and block-level architecture for AMS solutions.

- Establish technical roadmaps, design methodologies, and development strategies.

- Lead architecture reviews, design reviews, and technical decision-making.

- Evaluate design trade-offs related to performance, power, area, reliability, and cost.

- Provide technical direction to Analog/Mixed Signal design engineers.

- Mentor and guide engineers across different experience levels.

- Establish and drive engineering best practices.

- Identify technical risks early and develop mitigation strategies.

- Drive continuous improvements in design quality, methodology, and productivity.

- Support project estimation, planning, technical reviews, and milestone tracking.

2. Analog & Mixed Signal Circuit Design :

- The candidate should have strong hands-on experience designing and leading development of several Analog/Mixed Signal blocks, including :

1. Clocking & Timing Circuits : PLL, DLL, Oscillators, Clock generation circuits, Clock conditioning circuits, Charge pumps.

2. Data Conversion : ADC, DAC, Comparators, References and bias circuits.

3. Power Management : LDOs, Bandgap references, Power management circuits, Bias generation, Low-power analog circuits.

4. High-Speed & Interface Circuits : High-speed interface analog blocks, SerDes-related analog blocks, PHY-related analog blocks, MIPI / USB / PCIe / DDR PHY exposure.

5. Sensor & Monitoring : Sensor interfaces, Monitoring circuits, Calibration circuits, Detection and protection circuits.

- The candidate should be comfortable working at both architecture and transistor/circuit levels, depending on project requirements.

3. End-to-End IP / SoC Product Ownership :

- Take technical ownership across the complete Analog/Mixed Signal development lifecycle :


Requirements - Architecture - Circuit Design - Simulation - Verification - Layout - Post-Layout - Signoff - Tape-out - Silicon Bring-up - Characterization - Production.

- Analyze customer/product requirements.

- Perform feasibility studies and technical risk assessments.

- Define system and circuit architecture.

- Select appropriate circuit topologies and design approaches.

- Drive transistor-level implementation and optimization.

- Review simulation results and design margins.

- Ensure compliance with performance specifications.

- Coordinate with layout engineers and physical design teams.

- Supervise layout implementation and conduct layout reviews.

- Review parasitic extraction results.

- Drive post-layout simulation and closure.

- Ensure AMS signoff readiness.

- Participate in tape-out reviews and tape-out activities.

- Support silicon bring-up and debugging.

- Correlate pre-silicon simulations with silicon measurements.

- Drive characterization and performance analysis.

- Support production ramp-up, qualification, and yield improvement.

4. Analog/Mixed Signal Verification & Signoff :

- Define verification strategy and acceptance criteria.

- Develop appropriate simulation plans for Analog/Mixed Signal blocks.

- Review simulation coverage and corner coverage.

- Perform and review : PVT analysis, Corner analysis, Monte Carlo analysis, Mismatch analysis, Noise analysis, Reliability analysis, Post-layout simulations.

- Analyze process, voltage, and temperature variations.

- Ensure adequate design margins.

- Identify performance degradation caused by process variation and parasitics.

- Drive design closure against specifications.

- Support final AMS signoff and tape-out readiness.

5. Physical Verification & Layout :

- The candidate should be able to effectively review and guide : Analog layout, Matching-sensitive layouts, Common-centroid structures, Guard-ring strategies, Power and ground implementation, Noise isolation, DRC, LVS, ERC, Parasitic extraction, Post-layout simulation, Layout-dependent effects.

6. Silicon Bring-Up & Validation :

- Lead or support first-silicon bring-up.

- Develop silicon validation and characterization strategies.

- Debug silicon issues at the circuit/IP/system level.

- Correlate silicon measurements against simulation results.

- Identify root causes of silicon performance gaps.

- Recommend circuit/design corrections.

- Support engineering change and redesign activities where required.

- Analyze characterization data.

- Support yield improvement initiatives.

- Participate in product qualification and production ramp-up.

7. Customer & Cross-Functional Interaction :

- Participate in customer technical discussions.

- Understand customer requirements and translate them into technical solutions.

- Present architecture and design approaches.

- Communicate technical risks, trade-offs, and project status.

- Participate in customer design reviews.

- Collaborate with Digital Design RTL/Verification, Physical Design, Analog Layout, Packaging, DFT, Test Engineering, Product Engineering, Silicon Validation, Program/Project Management teams.

Required Technical Skills :

1. Analog Design Tools :

- Strong practical experience with industry-standard Analog/Mixed Signal design environments : Cadence Virtuoso, Cadence Spectre / Spectre APS, Cadence ADE XL, Cadence ADE Explorer, Cadence ADE Assembler, HSPICE, MATLAB, Simulink.

2. AMS Verification Skills :

- Strong understanding and practical experience in: Analog/Mixed Signal verification, Verilog-A, Verilog-AMS, Mixed-Signal simulation, PVT analysis, Corner analysis, Monte Carlo simulation, Mismatch analysis, Noise analysis, Reliability analysis, Post-layout simulation, AMS signoff.

3. Physical Verification Skills :

- Experience with DRC, LVS, ERC, Parasitic extraction, RC extraction, Post-layout simulation, Layout review and closure.

4. Process Technology Experience :

- Experience across CMOS process technologies ranging from 180nm to advanced nodes.

- Strong understanding of process-related design considerations.

- Experience working with technology scaling and associated analog design challenges.

- Knowledge of FinFET technologies is an advantage.

- Understanding of process variation, device mismatch, parasitics, leakage, noise, and reliability considerations.

5. Preferred Technical Exposure :

- Candidates with experience in one or more of the following areas will be preferred : SerDes, MIPI, USB, PCIe, DDR PHY, High-speed interfaces, Sensor interfaces, Automotive electronics, Industrial electronics, Safety-critical semiconductor products, Low-power Analog/Mixed Signal design, Power management, Productization, Yield improvement.

6. Functional Safety & Reliability :

- Preferred knowledge includes : ISO 26262, IEC 61508, Functional safety concepts, Reliability-aware analog design, Safety mechanisms, Diagnostic/monitoring circuits, Automotive semiconductor development processes.

7. Scripting & Automation :

- Preferred : Python, Perl, TCL, Simulation automation, Design-flow automation, Regression automation.

Required Qualifications :

- B.E./B.Tech/M.E./M.Tech in Electronics Engineering, Electrical Engineering, VLSI, Microelectronics, Electronics & Communication Engineering or a related engineering discipline.

- 12 - 18 years of relevant Analog/Mixed Signal IC design experience.

- Strong hands-on Analog/Mixed Signal circuit design experience.

- Proven experience with multiple successful silicon tape-outs.

- Strong experience across the ASIC/SoC development lifecycle.

- Experience in silicon bring-up and characterization.

- Ability to lead technical teams and drive design decisions.

- Strong customer-facing and cross-functional communication skills.

Ideal Candidate Profile :

The ideal candidate is a senior Analog/Mixed Signal technical leader who combines deep circuit-design expertise with end-to-end semiconductor product ownership. We are particularly interested in professionals who have 12 - 18 years of AMS design experience, multiple successful tape-outs, strong transistor-level design expertise, experience owning AMS IP from architecture to silicon, strong Cadence Virtuoso/Spectre expertise, hands-on AMS verification experience, strong knowledge of PVT, Monte Carlo, mismatch, noise, and reliability analysis, experience with DRC/LVS/ERC and parasitic extraction, silicon bring-up and characterization experience, experience leading or mentoring engineering teams, customer-facing technical experience, and exposure to automotive, industrial, or safety-critical products.

Skills

Analog Mixed Signal, ASIC, SoC, Circuit Design, Clock Domain Crossing, Sensor, Board Bring Up, RTL, Physical Design, AMS Verification

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,826,976 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Thiruvananthapuram
≈ $82k – $160k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Long Beach
Apply
≈ $122k – $223k per year (Estimated) • In office • Full-Time • 5+ years exp • Long Beach
Python
MATLAB
Apply
≈ $152k – $289k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Long Beach
Python
MATLAB
Apply
≈ $58k – $111k per year (Estimated) • In office • Full-Time • Bachelor's Degree • London
Python
DevOps
CI/CD
Apply
≈ $44k – $129k per year (Estimated) • In office • Full-Time • Master's Degree • Gothenburg
Apply
≈ $78k – $142k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Markham
Python
C++
MATLAB
MATLAB
Simulink
DevOps
CI/CD
Management
Agile
Scrum
Apply
≈ $34k – $60k per year (Estimated) • In office • Internship • Mulfingen
Python
Apply
≈ $6.5k – $13k per year (Estimated) • Remote (India) • Internship • Bengaluru
Python
SQL
C++
DevOps
Windows
Management
Microsoft Office
Apply
≈ $29k – $74k per year (Estimated) • Hybrid • 5+ years exp • Sofia
Python
PHP
SQL
Databases
Oracle
MS SQL
DevOps
GCP
Linux
Unix
Apply
≈ $17k – $39k per year (Estimated) • In office • Full-Time • Bengaluru
Python
Go
Java
Rust
Kotlin
TypeScript
C#
Scala
Java
Spring Boot
Quarkus
Databases
Redis
DevOps
Terraform
Helm
Azure DevOps
GitHub Actions
OpenTelemetry
Azure
CI/CD
Kubernetes
Azure AKS
API Gateway
Apply
≈ $18k – $44k per year (Estimated) • In office • 15+ years exp • Bengaluru
Apply
≈ $23k – $59k per year (Estimated) • In office • 25+ years exp • Faridabad
DevOps
GCP
Azure
AWS
IAM
Cybersecurity
ISO 27001
NIST CSF
Zero Trust
SIEM
DLP
Apply
≈ $23k – $59k per year (Estimated) • In office • 25+ years exp • Faridabad
DevOps
GCP
Azure
AWS
IAM
Cybersecurity
ISO 27001
NIST CSF
Zero Trust
SIEM
DLP
Apply
≈ $17k – $40k per year (Estimated) • In office • 6+ years exp • Bengaluru
JavaScript
TypeScript
SQL
C#
Node JS
C#
.NET
Databases
MySQL
PostgreSQL
AI/ML
Copilot
Cursor
ChatGPT
Claude Code
AI Agents
Frontend
Tailwind CSS
Next.js
React.js
DevOps
Rest API
GCP
Azure
CI/CD
Git
AWS
Docker
Linux
Apply
≈ $13k – $34k per year (Estimated) • Hybrid • 12+ years exp • Bengaluru
Python
PowerShell
Databases
Snowflake
AI/ML
Copilot
Claude Code
LLM
DevOps
Rest API
Splunk
Ansible
Azure
CI/CD
Git
Platform Engineering
SLI/SLO/SLA
GitHub
Windows
VPN
Cybersecurity
Crowdstrike
SentinelOne
Microsoft Defender
Microsoft Entra ID
Management
Slack
Jira
ServiceNow
Power Automate
Outlook
OneDrive
SharePoint
ITIL
ITSM
Service Desk
Microsoft Office
Apply
Java Developer 11 hours ago
In office • Full-Time • Thiruvananthapuram
Java
SQL
Java
Spring Boot
DevOps
Git
Apply
≈ $53k – $139k per year (Estimated) • In office • 15+ years exp • Thiruvananthapuram
AI/ML
Copilot
AI Agents
DevOps
Azure
Windows
Management
ITIL
Service Desk
Apply
Project Manager II 1 day ago
≈ $13k – $28k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Thiruvananthapuram
DevOps
Terraform
Azure DevOps
CloudFormation
Azure
CI/CD
AWS
Amazon EC2
FinOps
Amazon S3
IAM
Amazon CloudWatch
Cybersecurity
SOC 2
GDPR
Management
Jira
Agile
Scrum
ITIL
Apply
PMO Analyst 1 day ago
≈ $8.5k – $20k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Thiruvananthapuram
Python
Python
pySpark
Databases
MS SQL
AI/ML
Spark
DevOps
SLI/SLO/SLA
Analytics
Power BI
Apply
≈ $20k – $48k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Thiruvananthapuram
Apply
See all jobs
This is one of many
1,826,976 more open roles from verified company boards, updated every day.