1,826,976open jobs
106,569companies
259,126added this week
Browse all
Salary
≈ $14k – $32k per year (Estimated)
Location
In office (George Town)
Seniority
Junior · 2+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Oct 19, 2026. Lattice Semiconductor scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Lattice Semiconductor is a semiconductor company headquartered in Hillsboro, Oregon, designing low-power field programmable gate arrays (FPGAs), programmable logic devices and related software for compute, communications, industrial, automotive, consumer and aerospace markets. Founded in 1983 in Oregon's Silicon Forest and listed on Nasdaq, it describes itself as the largest supplier of small FPGAs by installed base, with design and operations centers in San Jose, Pune, Penang, Taipei, Manila and Shanghai. It hires IC and SoC design engineers, firmware and BMC engineers, silicon validation and foundry engineers, field applications engineers, product marketers and finance staff.

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

Responsibilities

  • Verify various IP blocks and full-chip FPGA/ASIC designs.
  • Define test plans and develop SystemVerilog/UVM testbenches and test content.
  • Debug failures and run regressions to deliver high-quality design validation.
  • Work closely with architects, RTL designers, DFX engineers, and automation engineers to ensure robust verification coverage and quality signoff.

Qualifications

  • Bachelor's degree in Electronic Engineering or related field.
  • Minimum 2 years of semiconductor or related industry experience.
  • Familiarity with protocols such as Ethernet, PCIe, JESD, CPRI, DDR, Video IP, and FPGA technologies.
  • Experience in test planning, testbench development, stimulus generation, reference models, assertion-based verification, and functional coverage.
  • Experience with SystemVerilog, UVM, constrained-random verification, and assertion-based methodologies is highly desirable.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Malaysia

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,826,976 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $18k – $40k per year (Estimated) • In office • Full-Time • 10+ years exp • George Town
Python
SystemVerilog
AI/ML
LLM
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Synopsys Verdi
Apply
≈ $25k – $51k per year (Estimated) • In office • Full-Time • 10+ years exp • George Town
Verilog
VHDL
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Product Engineer 12 hours ago
≈ $91k – $177k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Sherman
Python
SQL
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$24k – $48k per year • In office • Bachelor's Degree
Verilog
C++
SystemVerilog
Perl
SystemC
Chips/EDA
UVM
Siemens Veloce
Apply
≈ $70k – $161k per year (Estimated) • Hybrid • 6+ years exp • Master's Degree • Aix-en-Provence
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
SMTS Logic Design 2 days ago
$127k – $288k per year • Equity • Hybrid • 10+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
SW QA/Test Eng 15 days ago
≈ $19k – $43k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • George Town
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Radiant Software
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • George Town
Verilog
SystemVerilog
VHDL
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Formal Verification
Apply
≈ $26k – $55k per year (Estimated) • In office • Full-Time • 10+ years exp • George Town
Python
SystemVerilog
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $15k – $36k per year (Estimated) • In office • Bachelor's Degree • George Town
Apply
≈ $19k – $45k per year (Estimated) • In office • Bachelor's Degree • George Town
Verilog
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Apply
≈ $15k – $34k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
AI/ML
Machine Learning
Apply
See all jobs
This is one of many
1,826,976 more open roles from verified company boards, updated every day.