2,161,932open jobs
138,856companies
238,948added this week
Browse all
Location
In office (San Jose)
Seniority
Principal · 12+ years exp
Visa
H-1B filings in 12 months: 17 · for this role: 10 · green card filings: 10

Confirmed on the employer's own hiring board on Nov 11, 2026. First seen by Alion on Nov 11, 2026.

Overview
Company
Impact
Profile match
Panther Storage Accelerator. Join the MaxLinear team and help shape the future of networking and communications technology.

Responsibilities

MaxLinear is seeking a Senior Principal Digital SoC Design Engineer to join our Analog Mixed Signal (AMS) group in San Jose, CA. The AMS team develops a broad portfolio of integrated solutions spanning high speed and embedded connectivity interfaces (bridges, serial transceivers, isolators) and power management, supporting data center, industrial, and embedded platforms. In this role, you will lead digital architecture and RTL for a roadmap of products ranging from USB-based connectivity bridges to PCIe-to-USB host bridge devices, to complex embedded-processor SoCs for data center platform management, and will focus on the following:

  • Lead digital architecture and RTL for USB device-side connectivity bridges, including multi-port serial (UART), I²C/SPI/GPIO bridging, endpoint/FIFO architecture, flow control, and OTP-based configurability and customization
  • Architect and integrate PCIe-to-USB host bridge solutions, including PCIe endpoint and USB host controller (xHCI) integration, DMA engines, buffer management, interrupt and power-state handling, and driver-visible register architecture
  • Define and lead digital architecture for complex embedded-processor SoCs for data center platform management, including multi-core Arm subsystems, memory controllers, high speed host interfaces, sideband management buses, and peripheral-rich I/O
  • Drive platform security and management features, including secure boot, hardware root of trust, cryptographic checksum generator and checker, and host-to-management communication paths
  • Maximize reuse of existing digital IP across product generations, and drive make, reuse, or license decisions for USB, PCIe, and other interface controllers and PHYs
  • Define on-chip interconnect, clock/reset, low-power, and DFT architecture, and own RTL quality through lint, CDC/RDC, synthesis, timing constraints, and implementation closure
  • Set verification strategy with the DV team, including compliance and interoperability readiness, emulation/FPGA prototyping, and firmware/driver co-verification
  • Partner closely with analog/mixed-signal, PHY, firmware, software, package, test, and applications teams from concept through silicon bring up, compliance, qualification, and production
  • Mentor senior engineers, lead design reviews, and act as the digital technical authority across connectivity and SoC roadmap

Qualifications

  • Deep hands-on expertise in SystemVerilog/Verilog RTL design, SoC micro-architecture, and complex top-level integration
  • Strong working knowledge of USB 2.0/3.x device and host architectures (including xHCI) and PCIe endpoint architecture, with experience integrating licensed controller and PHY IP
  • Experience with serial and peripheral interfaces (UART, I²C/I3C, SPI, GPIO) and bridge-type data paths, FIFOs, and DMA
  • Experience integrating embedded Arm processor subsystems, DDR/memory controllers, bus fabrics (AMBA AXI/AHB/APB), and security IP; familiarity with data center server management concepts (e.g., eSPI, I3C, MCTP, hardware root of trust) is a strong plus
  • Strong understanding of clock/reset, CDC/RDC, low-power design, timing constraints, synthesis, DFT, and physical design trade-offs
  • Track record delivering multiple SoCs from architecture through tapeout, silicon bring up, compliance certification, and high-volume production
  • Experience working with external design partners and IP vendors, and ability to lead technically across multiple disciplines and global teams
  • BS in Electrical Engineering or related + 15 years of experience, or MS + 12 years of experience, or Ph.D. + 9 years of experience

Compensation and Benefits

MaxLinear has a Total Compensation philosophy which includes base salary and annual discretionary bonus eligibility and many positions also include stock-based compensation.

MaxLinear's good faith estimate starting base salary range is: $200,000 to $250,000 Annually

We offer competitive benefits designed to support employee health, welfare, and retirement and some highlights are: health care benefits, 401k savings plan, Employee Stock Purchase Plan (ESPP), and paid time off.

The actual starting base salary will be determined by the match to certain role-related criteria such as educational degree(s) or equivalent, relevant work experience, skillset needed for the role, and geographic location; this is not an all-inclusive list as some roles may require unique skills or experience.

Qualified applicants will receive consideration for employment without regard to, and will not be discriminated against based on race, sex, religion, national origin, sexual orientation, gender identity, disability, or protected veteran status.

Company Overview

MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world’s communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.

We hire the best people in the industry and engage them in some of the most exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving some of the world’s most challenging communication technology problems in the most efficient and effective manner.

MaxLinear began by developing the world’s first high-performance TV tuner chip using standard CMOS process technology. Others said we couldn’t achieve the extremely high-performance requirements using CMOS, but we proved them wrong and achieved enduring global market leadership with our designs. Since then, we’ve developed a full line of products that drive 4G and 5G infrastructure; enable data center, metro and long-haul optical interconnects; bring 10Gbit to the home; power the IoT revolution; and enable robust and reliable communication in harsh industrial environments. Over the years, we’ve expanded through organic growth and through several acquisitions that have perfectly complemented our existing portfolio and enabled us to deliver complete end-to-end solutions in our target markets. One such example was the acquisition of Intel’s Home Gateway Platform Division that added Wi-Fi, Ethernet, and Broadband Gateway Processor SoC technology to our connected home portfolio creating a complete and scalable platform of connectivity and access solutions to fully address our customers’ needs.

Our headquarters are in Carlsbad, near San Diego, California. We also have major design centers in Irvine and San Jose, California; Valencia, Spain; Bangalore, India; Munich, Germany; Israel; and Singapore.

We have approximately 1,200 employees, a substantial majority of whom have engineering degrees and include masters and Ph.D. graduates from many of the premiere universities around the world. Our employees thrive on innovation, outstanding execution, outside-the-box thinking, nimbleness, and collaboration. Together, we form a high-energy business team that is focused on building the best and most innovative products on the market.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,161,932 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
San Jose
In office · Full-Time · 5+ years exp · Boise
AI/ML
AI Agents
Apply
In office · Full-Time · 8+ years exp · Bachelor's Degree · San Jose
Python
Apply
$98k – $148k per year · In office · Secret · Full-Time · Bachelor's Degree · Clearfield
C++
DevOps
Windows
Apply
$136k – $184k per year · Equity · In office · Nationals only · Full-Time · Bachelor's Degree · Redmond
Python
C++
MATLAB
Apply
Hybrid · Full-Time · 8+ years exp · Bachelor's Degree · Basking Ridge
Python
Java
C++
Perl
DevOps
Ansible
Apply
Remote (Europe) · 15+ years exp · Master's Degree · Vimercate
Chips/EDA
Photolithography
Plasma Etch
CMP
Statistical Process Control
Apply
In office · TS/SCI · 2+ years exp · Bachelor's Degree · Palm Bay
Python
Verilog
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
Xilinx Vivado
Management
Agile
Apply
$123k – $197k per year · In office · 5+ years exp · Bachelor's Degree · Tualatin
Verilog
C++
DevOps
Windows
Chips/EDA
UVM
Advantest / Teradyne ATE
Apply
In office · 2+ years exp · High School Diploma · Tampa
DevOps
Windows
Wi-Fi
Apply
In office · High School Diploma · Toledo
DevOps
Wi-Fi
Apply
In office · High School Diploma · Columbus
DevOps
Wi-Fi
Apply
Equity · In office · 9+ years exp · Bachelor's Degree · San Jose
Verilog
DevOps
Wi-Fi
Apply
$110k – $165k per year · Equity · In office · 5+ years exp · Bachelor's Degree · Irvine
Python
Verilog
SystemVerilog
Perl
DevOps
Wi-Fi
Apply
$174k – $213k per year · Equity · In office · 11+ years exp · Bachelor's Degree · Carlsbad
DevOps
RTOS
Wi-Fi
Apply
$153k – $203k per year · Equity · In office · 9+ years exp · Bachelor's Degree · Carlsbad
DevOps
RTOS
Wi-Fi
Apply
$177k – $259k per year · Equity · In office · 11+ years exp · Bachelor's Degree · Irvine
DevOps
Wi-Fi
Apply
≈ $173k – $391k per year (Estimated) · In office · San Jose
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · San Jose
Python
AI/ML
Machine Learning
Apply
≈ $157k – $302k per year (Estimated) · In office · 3+ years exp · San Jose
Perl
Apply
≈ $178k – $402k per year (Estimated) · In office · Bachelor's Degree · San Jose
Python
Apply
≈ $180k – $407k per year (Estimated) · In office · San Jose
Python
Verilog
VHDL
Perl
Chips/EDA
Ansys RedHawk
Ansys Totem
Apply
See all jobs
This is one of many
2,161,932 more open roles from verified company boards, updated every day.