Electrical/Optical Interconnect Communication System Design Engineer

MediaTek • Semiconductors • Wireless • Python • C++ • MATLAB • 1 day ago

Apply now

Similar jobs

752,626open jobs

45,474companies

109,131added this week

Browse all

Salary

≈ $106k – $234k per year (Estimated)

Location

In office (Irvine)

Confirmed on the employer's own hiring board on Sep 25, 2026. First seen by Alion on Aug 31, 2026. MediaTek scores C on the Alion truth index.

Overview

Company

Impact

Profile match

MediaTek

MediaTek Inc. is a global fabless semiconductor company specializing in system-on-chip (SoC) architectures and digital multimedia processing technologies. The enterprise designs and markets integrated circuits for smartphones, smart home devices, IoT hardware, wireless connectivity solutions, automotive electronics, and custom AI chips for edge and cloud applications. Headquartered in Hsinchu, Taiwan, the organization operates an international network of research, development, and sales offices serving original equipment manufacturers (OEMs) and technology brands worldwide.

mediatek.com • HQ: Hsinchu, Taiwan • Hardware • Wireless • Semiconductors • 1001-5000 employees • Est. 1997

We are seeking an Interconnect Communication System Design Engineer to lead the architecture, modeling, and specification of high-speed interconnect solutions. In this role, you will define system-level requirements, develop physical layer algorithms, and ensure robust performance, power, and area efficiency across various wireline standards (e.g., Ethernet, PCIe) under challenging channel conditions. This position is critical for enabling next generation high-speed connectivity in computing platforms.

*The position is open for both Irvine, CA and San Jose, CA

Job Description

Develop advanced algorithms and architectures for high-speed electrical/optical wireline communication systems.
Model the algorithms in MATLAB, Python, or C++ for performance evaluation.
Optimize algorithms and architectures for performance, power, area, and latency.
Collaborate with worldwide design teams and provide support for bit-true, cycle-true modeling, design verification, and post-silicon validation.
Conduct advanced research and development in future wireline communication areas.

Free account

Stop reading job ads. Get the ones that fit.

One free account turns this page into a shortlist built around your stack, your level and your pay.

Match on every job. Stack, seniority, pay and location, scored against your profile.

752,626 open roles. Read straight off company career pages, refreshed every day.

Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.

3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.

Create a free account Continue with Google

Free forever. No card. Under a minute.

Your match

How well do you fit this role?

Two answers are enough for a real match. No account needed.

Check my fit

Answers stay in this browser until you create an account.

Recommended for you based on this role

DevOps

Similar stack

Same company

Irvine

DevOps Demo Engineer 7 days ago

$86k – $108k per year • Hybrid • Full-Time • Bachelor's Degree • Austin

Python

DevOps

Ansible

Prometheus

GitOps

Jenkins

Configuration Management

IAM

Apply