1,972,280open jobs
116,611companies
257,722added this week
Browse all
Salary
≈ $118k – $228k per year (Estimated)
Location
In office (Folsom, Richardson)
Seniority
Middle · 3+ years exp
Visa
H-1B filings in 12 months: 535 · for this role: 216 · green card filings: 199
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 23, 2026. Micron Technology scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Micron Technology is an American semiconductor company founded in Boise, Idaho in 1978 and one of only a handful of manufacturers of both DRAM and NAND flash memory. It designs and fabricates memory and storage products used in data centres, personal computers, smartphones, cars and industrial equipment, and sells them under the Micron and consumer-facing Crucial brands. High-bandwidth memory for AI accelerators has become the fastest-growing part of the business, and the company operates fabrication and assembly sites across the United States and Asia.

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a SoC Physical Design Engineer in the Heterogeneous Integration Group (HIG), you will drive the implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best-in-class PPA (performance, power, area) and robust signoff collateral for tape-out. This is a hands-on role with opportunities to own blocks or top-level integration across multiple product generations. You will also work on efforts to enable and integrate AI-driven tools and AI-enabled workflows into the team's methodologies.

Key Responsibilities

  • Own physical implementation for SoC blocks and/or top-level, including floor-planning, placement, CTS, routing, and physical optimization to meet PPA targets.
  • Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
  • Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY-adjacent logic) with focus on robust physical integration and timing/power integrity.
  • Perform and/or coordinate physical signoff, including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
  • Partner with DFT teams to ensure scan/MBIST requirements are physically realizable and do not compromise PPA or schedule.
  • Work with packaging, assembly, test, probe, and manufacturing collaborators to ensure builds meet manufacturability and quality requirements.
  • Support tape-out execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
  • Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development.

Required Qualifications

  • Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
  • Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
  • Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
  • Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
  • Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.

Preferred Qualifications

  • Experience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs.
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field.
  • Minimum 3 years of experience in a related field.
  • Proven ability to mentor and develop engineers early in their careers.
  • Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$103,000.00 - $210,000.00 a year

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays.For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status,disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about yourright to work click here.

To learn more about Micron, please visit micron.com/careers

US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,972,280 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Folsom
$76k – $121k per year • In office • Full-Time • Bachelor's Degree • Sparks
Life Sciences
GMP
Apply
$68k – $116k per year • Equity • In office • Full-Time • 2+ years exp • Bachelor's Degree • Milpitas
AI/ML
Machine Learning
DevOps
Windows
Apply
$127k – $178k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Minneapolis
C++
DevOps
RTOS
CI/CD
Git
Linux
Wi-Fi
Management
Agile
Scrum
Apply
$169k – $237k per year • Equity • In office • Top Secret • Full-Time • 10+ years exp • Bachelor's Degree • Littleton • Huntsville
MATLAB
MATLAB
Simulink
DevOps
Git
Management
Confluence
SpaceTech
STK
ANSYS
Cameo Systems Modeler
IBM DOORS
Apply
≈ $112k – $204k per year (Estimated) • In office • Nationals only • Full-Time • 6+ years exp • Bachelor's Degree • New Hudson
Kotlin
MATLAB
Kotlin
StateFlow
MATLAB
Simulink
Apply
Lead RTL Engineer 1 day ago
≈ $31k – $70k per year (Estimated) • In office • 7+ years exp • Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
Lead RTL Engineer 1 day ago
≈ $28k – $64k per year (Estimated) • In office • 8+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $119k – $219k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Toronto
Python
Perl
AI/ML
AI Agents
NVLink
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
≈ $26k – $63k per year (Estimated) • In office • Full-Time • Master's Degree • Shanghai
Python
C++
AI/ML
AI Agents
Chips/EDA
Synopsys PrimeTime
Apply
Senior Design Lead 2 days ago
≈ $24k – $55k per year (Estimated) • In office • 7+ years exp • India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $158k – $300k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Boise
Python
SystemVerilog
Chips/EDA
UVM
Apply
≈ $180k – $342k per year (Estimated) • In office • Full-Time • 10+ years exp • Folsom
AI/ML
TPU
Apply
≈ $106k – $205k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Minneapolis
Python
Chips/EDA
Cadence Virtuoso
Cadence Quantus
Apply
≈ $84k – $164k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Boise
Python
Verilog
MATLAB
AI/ML
Machine Learning
Chips/EDA
Statistical Process Control
JMP
Apply
≈ $114k – $257k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Boise
Verilog
Chips/EDA
Cadence Virtuoso
Apply
≈ $180k – $342k per year (Estimated) • In office • Full-Time • 10+ years exp • Folsom
AI/ML
TPU
Apply
≈ $89k – $173k per year (Estimated) • In office • Full-Time • Master's Degree • Fort Collins • Folsom • Hillsboro
SystemVerilog
Chips/EDA
UVM
Apply
≈ $108k – $209k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Folsom
Python
Ruby
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
General Manager 1 day ago
$64k – $70k per year • In office • 3+ years exp • Associate's Degree • Folsom
Cybersecurity
TheHive
Apply
$50k – $64k per year • In office • Part-Time • Folsom
Apply
See all jobs
This is one of many
1,972,280 more open roles from verified company boards, updated every day.