407,354open jobs
14,154companies
73,129added this week
Browse all
Salary
$25k – $60k per year (Estimated)
Location
In office (Hyderabad)
Seniority
Senior · 5+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Micron Technology is an American semiconductor company founded in Boise, Idaho in 1978 and one of only a handful of manufacturers of both DRAM and NAND flash memory. It designs and fabricates memory and storage products used in data centres, personal computers, smartphones, cars and industrial equipment, and sells them under the Micron and consumer-facing Crucial brands. High-bandwidth memory for AI accelerators has become the fastest-growing part of the business, and the company operates fabrication and assembly sites across the United States and Asia.

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Are you ready to be part of a world-class team driving innovation at the intersection of silicon development and advanced packaging? We are seeking an exceptionally skilled and ambitious Sr Engineer for our Advanced Packaging Build Enablement Engineering (APDEE) team, located in Hyderabad, Telangana, India. This role is pivotal in accomplishing a flawless build strategy for High Bandwidth Memory (HBM) packaging programs.

Advanced Packaging Technology Development org is seeking an experienced and technically strong Semiconductor design Senior Engineer to support High Bandwidth Memory (HBM) packaging program. This role sits at the critical intersection of silicon design and advanced packaging, responsible for executing advanced packaging related design strategy that enables world-class HBM product integration. In this position, you will collaborate with Micron’s various design teams HIG DTPCO, DRAM designers all over the world and support the efforts of groups such as Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products that optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction

Key Responsibilities

  • Build and tapeout PWF Reticles Design
  • Developing DFTs in test vehicles for packaging related fail modes
  • Coordinate with HIG-HBM DTPCO and HIG-HBM teams to build test structures for live die
  • Design rules management, Process Design rules for PWF , wafer thinning and dicing, die stacking etc
  • BEOL Design - mainly engagement with FE Integration teams
  • Engage with Scribe Design team to capture Advanced Packaging requirements and Review
  • TSV design engagement with HIG-HBM DTPCO teams ( electrical , thermal and mechanical performance)
  • Creationand Maintenance of DFMEA related to advacned packaging process steps like PWF, die stacking etc
  • Perform Electrical Simulations to understand the fail mode mechanism

Required Qualifications

Education

  • Masters or PhD degree in Electrical Engineering, Computer Engineering, or related field required Experience
  • 5+ years of experience in die design and physical layout engineering
  • Direct hands-on experience with HBM, 3D-IC, or advanced packaging programs (CoWoS, SoIC, FOVEROS, or equivalent)
  • Proven experience with TSV-based die design including KOZ management, micro-bump layout, and backside RDL

Technical Skills

  • Deep expertise in physical design and layout using industry-standard EDA tools (Cadence Virtuoso, Innovus, Mentor Calibre, Synopsys IC Compiler)
  • Strong knowledge of DRC/LVS/ERC sign-off flows and foundry PDK rule interpretation
  • Solid understanding of TSV design rules, stress modeling implications, and 3D integration layout constraints
  • Working knowledge of DFT structures relevant to advanced packaging: daisy chains, BIST, boundary scan, IEEE P1838
  • Familiarity with JEDEC HBM specifications (HBM2E, HBM3, HBM3E)
  • Understanding of power integrity, signal integrity, and thermal considerations at the die-package interface
  • Experience with parasitic extraction and layout-driven optimization for high-speed memory interfaces Preferred Qualifications
  • Experience with hybrid bonding or direct bond interconnect (DBI) die design constraints
  • Familiarity with chiplet architecture and disaggregated die design for heterogeneous integration
  • Knowledge of HBM assembly (TCB, underfill, wafer thinning)
  • Experience with layout automation scripting (Skill, Python, Tcl) for template generation and DRC waiver management
  • Exposure to reliability physics relevant to advanced packaging: electromigration, stress voiding, thermo-mechanical degradation
  • Published work or patents in advanced packaging, 3D-IC design, or memory interface design

Join us and be a part of transforming how the world uses information to enrich life for all!

About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich lifefor all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

To request assistance with the application process and/or for reasonable accommodations,please contact[email protected]

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
407,354 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Hyderabad
$145k – $190k per year • Equity • In office • 9+ years exp • Bachelor's Degree • Carlsbad
Perl
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
In office • Internship • Bachelor's Degree • Boise
Perl
Python
AI/ML
AI Agents
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$75k – $152k per year (Estimated) • Remote/Hybrid • Full-Time • 1+ year exp • Master's Degree • Hillsboro
C++
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
Equity • In office • Internship • PhD • Santa Clara • Irvine
MATLAB
Python
Verilog
AI/ML
ChatGPT
Copilot
Chips/EDA
Cadence Virtuoso
Apply
In office • 3+ years exp • Bachelor's Degree
Perl
Python
Chips/EDA
Cadence Virtuoso
Apply
In office • Full-Time • Singapore
Python
Analytics
Tableau
Apply
In office • Bachelor's Degree • Taichung • Taoyuan
Apply
$127k – $283k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Hadera
AI/ML
Copilot
OpenAI
DevOps
Azure
CI/CD
Apply
$97k – $244k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hadera
C#
Java
PowerShell
Python
SQL
AI/ML
A2A
AI Agents
AWS Bedrock
Context Engineering
Copilot
Model Context Protocol
Prompt Engineering
RAG
Vertex AI
DevOps
AWS
Azure
Cybersecurity
Microsoft Entra ID
Threat Modeling
Management
SharePoint
UiPath
Apply
$90k – $181k per year (Estimated) • In office • Full-Time • 5+ years exp • High School Diploma • Boise
Apply
Senior Test Engineer 11 hours ago
$20k – $48k per year (Estimated) • Remote/Hybrid • 6+ years exp • Hyderabad
JavaScript
TypeScript
AI/ML
AI Agents
Frontend
Angular
Angular Material
Mobile
Material Design
DevOps
CI/CD
Git
GitHub
GitHub Actions
GitLab
GitLab CI
Jenkins
QA
Playwright
Apply
$41k – $90k per year (Estimated) • Remote/Hybrid • Hyderabad
AI/ML
AI Agents
Apply
Remote/Hybrid • Hyderabad
AI/ML
AI Agents
Marketing
Salesforce
Apply
$30k – $75k per year (Estimated) • Remote • 8+ years exp • Bachelor's Degree • Hyderabad
JavaScript
Python
SQL
TypeScript
AI/ML
AI Agents
LLM
Frontend
GraphQL
DevOps
Amazon EKS
Amazon S3
API Gateway
AWS
AWS Lambda
CI/CD
Docker
GitHub
Rest API
WebSockets
Kubernetes
Cybersecurity
Checkmarx
FedRAMP
ISO 27001
NIST 800-53
OWASP Top 10
Snyk
SOC 2
Threat Modeling
Veracode
Apply
Technical Writer 11 hours ago
$26k – $59k per year (Estimated) • Remote/Hybrid • 3+ years exp • Bachelor's Degree • Hyderabad
AI/ML
AI Agents
Apply
See all jobs
This is one of many
407,354 more open roles from verified company boards, updated every day.