Salary
≈ $96k – $227k per year (Estimated)
Location
In office (Jerusalem)
Seniority
Senior · 5+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Oct 8, 2026. Mobileye scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Mobileye is an Israeli company founded in Jerusalem in 1999 by the computer scientist Amnon Shashua and the entrepreneur Ziv Aviram, built on the then-contrarian idea that a single camera and clever software could handle driver assistance without radar or lidar. Its EyeQ system-on-chip has shipped in more than two hundred million vehicles, making it the dominant supplier of vision-based driver assistance to the global car industry. Acquired by Intel for fifteen billion dollars in 2017 and returned to public markets in 2022, the company now sells escalating tiers from basic assistance through the SuperVision and Chauffeur hands-off systems up to the fully driverless Mobileye Drive platform.
Mobileye develops purpose-built hardware and AI technologies that power advanced driver-assistance and autonomous-driving solutions. Our EyeQ™ SoCs and imaging radar technologies are designed to deliver scalable, automotive-grade performance and help enable safer mobility worldwide.
Join our advanced packaging team and take ownership of package-substrate layout for cutting-edge digital and RF products. You will collaborate with silicon, package, SI/PI, PCB, manufacturing, and OSAT teams to deliver high-quality, manufacturable package layouts that meet demanding automotive requirements
What will your job look like:
- Own IC package-substrate layout from feasibility through manufacturing release.
- Perform die placement, bump fan-out, ball-map planning, package-size estimation, and layer planning.
- Set up stack-ups, padstacks, design rules, and layout constraints.
- Implement high-density bump-to-ball routing for signal, power, and ground nets.
- Route high-speed and RF interfaces according to defined SI/PI constraints.
- Perform DRC, connectivity, LVS/netlist, and DFM checks.
- Generate artwork, fabrication drawings, reports, and release documentation.
- Resolve layout-related queries from substrate manufacturers and OSATs.
All you need is:
- B.Sc. in Electrical Engineering or a related field, or equivalent practical experience.
- 5+ years of hands-on IC package-substrate layout experience.
- Strong proficiency with Cadence Allegro Package Designer.
- Experience with flip-chip BGA, bump fan-out, ball-map optimization, and multilayer substrate routing.
- Experience working from schematics, netlists, design rules, and constraint documents.
- Good understanding of high-speed layout principles, including differential pairs, length matching, spacing, and return paths.
- Good understanding of power-delivery and power-integrity layout principles, including power and ground plane design, current-carrying requirements, and via-array implementation.
- Experience with DRC, connectivity verification, DFM, and manufacturing-data release.
- Strong attention to detail and the ability to independently own designs through release.
Nice to have:
- Experience with RF, SiP, multi-die, interposer, or 2.5D package layouts.
- Experience with DDR, PCIe, SerDes, MIPI, or UFS interfaces.
- Experience with Siemens Xpedition Package Designer or CAM350.
- Experience working directly with substrate manufacturers and OSATs.
- Experience with scripting for package-layout automation.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,480,921 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Jerusalem
SoC Physical Design Engineer
1 hour ago
≈ $119k – $277k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Jerusalem
Python
Verilog
Perl
Apply
SoC Physical Design Engineer
1 hour ago
≈ $119k – $277k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Israel
Python
Verilog
Perl
Apply
Experienced Formal Verification Engineer
2 years ago
≈ $99k – $234k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Haifa
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
Cadence JasperGold
Formal Verification
Apply
Senior System Architect
1 year ago
≈ $127k – $263k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Petah Tikva
Apply
Experienced SoC Verification Engineer
8 months ago
≈ $101k – $238k per year (Estimated) • Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • Haifa
Python
C++
SystemVerilog
Perl
AI/ML
Edge AI
Chips/EDA
UVM
Apply
Ведущий инженер-схемотехник
2 days ago
≈ $33k – $74k per year (Estimated) • In office • Full-Time • Moscow
Chips/EDA
Cadence Allegro
Design
SolidWorks
Apply
Electrical Engineer II
3 days ago
$117k – $147k per year • Equity • In office • 2+ years exp • Bachelor's Degree • San Diego
Python
AI/ML
Model Context Protocol
DevOps
Wi-Fi
Chips/EDA
Cadence Allegro
OrCAD
Apply
Electrical Engineering Co-Op
3 days ago
≈ $68k – $160k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Framingham
Chips/EDA
LTspice
Cadence Allegro
Apply
$183k – $256k per year • Equity • In office • Full-Time • 20+ years exp • PhD • Seattle
Chips/EDA
Cadence Allegro
OrCAD
Apply
Sr. RF Engineer
3 days ago
$165k – $215k per year • In office • Top Secret • Full-Time • 12+ years exp • Bachelor's Degree
Python
MATLAB
Chips/EDA
Altium Designer
Ansys HFSS
Cadence Allegro
Keysight ADS
Apply
Validation Engineer & Embedded System Integration (Temporary Position - Maternity Leave)
13 days ago
≈ $63k – $155k per year (Estimated) • In office • Contractor • 2+ years exp • Bachelor's Degree • Jerusalem
Python
DevOps
Jenkins
Linux
Management
Jira
Apply
≈ $96k – $226k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Ramat Gan
Python
C++
AI/ML
Computer Vision
Pandas
NumPy
Edge AI
DevOps
CI/CD
Linux
Apply
≈ $96k – $226k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Jerusalem
Python
C++
AI/ML
Computer Vision
Pandas
NumPy
Edge AI
DevOps
CI/CD
Linux
Apply
Real-Time Embedded SW Engineer
18 days ago
≈ $95k – $224k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Jerusalem
C++
DevOps
Linux
Apply
Senior Embedded System Architect
19 days ago
≈ $127k – $263k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Haifa
Apply
Apply
Formal Verification Engineer
6 days ago
≈ $102k – $238k per year (Estimated) • In office • Full-Time • 3+ years exp • Haifa • Jerusalem
Python
Perl
Chips/EDA
Formal Verification
Apply
Junior Verification Engineer
1 month ago
≈ $79k – $195k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Jerusalem • Haifa
Python
SystemVerilog
Chips/EDA
UVM
pyuvm
Apply
Apply
Apply
This is one of many
1,480,921 more open roles from verified company boards, updated every day.

