Location
In office
Overview
Company
Impact
Profile match
As a technology leader across mobile, fixed and cloud networks, our solutions enable a more productive, sustainable and inclusive world.
The successful candidate shall possess the capability to design and analyze high speed, high performance analog / mixed signal circuits, including data converters, PLLs, and SERDES, in advanced CMOS FinFET technologies. She or he shall bring the design all the way to production.
- Design, implement, and simulate the functionality and performance of various high-speed analog circuits, including the ADCs and DACs;
- Create the layout floor plans to optimize the overall performance; Supervise the layout activities and give concise guidelines to layout engineers, need to be hands on in drawing layout if necessary;
- Exploring the trade-offs of the different topologies and propose the best solution to achieve or exceed the requirements in terms of power/area/linearity/bandwidth, etc.
- Develop the analog testing plans and work with the PE/TE teams to characterize the functionality and performance of the products to ensure the quality;
- Need to support and comply with the team’s design methodologies and release flows.
Mandatory Knowledge/Skills/Abilities:
- Must be extremely familiar with essential CAD tools, such as Cadence Virtuoso, Spectre, Incisive, Calibre, EMX, and Totem EM/IR, etc.
- Must have a proven tracking record of designing complex analog / mixed signal IPs or chips in deep submicron CMOS technologies.
- Must have experiences in bringing high performance analog IPs including but not limited to high-speed ADC, high-speed DAC, and high-frequency low-jitter PLL to production.
- Must have a decent understanding in CMOS analog / mixed signal design methodologies and circuit analysis;
- Must have a good understanding of device physics and the impacts of layout effects;
- Able to perform the behavioral modeling the blocks and circuits with Verilog-A or Verilog-AMS;
- Collaborative with other local or remote team members in a fast-paced professional environment.
Preferred Knowledge/Skill/Abilities:
- Fluent in verbal and written communications;
- Independently resolves issues and conquer design challenges;
- Self-motivated and detail-oriented;
- Has the knowledge of (optical) communication theories and Matlab coding.
Education and Experience Requirements:
- Minimum Requirement for Principal Design Engineer: M.S. in E.E. with 8-12 years’ experience, or Ph.D. in E.E. with 4-8 years’ experience
歡迎身障求職者
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
In your city
In office • Full-Time • 2+ years exp
MATLAB
Python
SystemVerilog
Verilog
VHDL
MATLAB
Simulink
AI/ML
NumPy
Chips/EDA
Xilinx Vivado
Apply
FPGA Verification Engineer II
1 day ago
$118k – $142k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • El Segundo
C++
MATLAB
Python
SystemC
SystemVerilog
Verilog
VHDL
DevOps
CI/CD
QEMU
Chips/EDA
UVM
Apply
Engineering - Industrial Robotics
1 day ago
In office • Full-Time • Bengaluru
C++
MATLAB
Python
AI/ML
Computer Vision
Apply
Инженер-разработчик РЭА
1 day ago
≈ $18k – $48k per year (Estimated) • In office • Voronezh
MATLAB
Chips/EDA
Altium Designer
KiCad
LTspice
Apply
Staff FPGA Verification Engineer
1 day ago
≈ $140k – $247k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Austin
MATLAB
DevOps
Git
Chips/EDA
Siemens ModelSim
Siemens QuestaSim
UVM
Xilinx Vivado
Management
Jira
Apply
Apply
Apply
Data Engineer
4 days ago
Remote/Hybrid
Python
SQL
Python
pySpark
Databases
Databricks
Delta Lake
AI/ML
Spark
DevOps
Azure
Azure DevOps
CI/CD
Platform Engineering
Analytics
Power BI
Apply
Apply
Apply
This is one of many
368,634 more open roles from verified company boards, updated every day.

