1,742,653open jobs
102,911companies
262,513added this week
Browse all
Salary
$200k – $400k per year
Location
Hybrid (New York, United States, London, United Kingdom)
Visa
H-1B filings in 12 months: 1 · for this role: 1
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 16, 2026. First seen by Alion on Aug 10, 2026. Normal Computing scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Normal Computing is an artificial intelligence and semiconductor technology company headquartered in New York City, New York, and founded in 2022. The firm develops a full-stack platform including AI-native Electronic Design Automation software and thermodynamic Application-Specific Integrated Circuits designed to optimize AI inference and long-context reasoning. Backed by investors such as Samsung Catalyst, the company partners with major semiconductor manufacturers to deploy its co-design solutions for complex system-on-chip verification and hardware acceleration.

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul.

The Role

As an RTL Design Engineer at Normal, you will design and verify the digital logic at the heart of Normal's thermodynamic hardware. This work sits at the intersection of classical ASIC design, novel computing architectures, and a development environment where the hardware and the algorithms are built together, not in sequence.

You will own RTL from microarchitecture to tapeout: writing microarchitecture specifications, creating synthesizable SystemVerilog, working with design verification engineers fully test the design using conventional and formal methods, and working closely with physical design to make sure the design meets area and timing constraints. Because Normal's chips are not standard accelerators, the RTL engineer here is closer to first-principles decisions than at a larger company. You will be shaping architecture, not just implementing it.

This is a role for an engineer who collaborates effectively across teams, including architecture, verification and physical design. The strongest candidates have taped out silicon, written RTL and helped close coverage, and are comfortable working in an environment where the specification is still being developed in parallel.

What You Will Own

  • RTL Design: Write and own synthesizable RTL in SystemVerilog across blocks ranging from datapath logic to control and memory interfaces.

  • Microarchitecture: Work with architecture to translate high-level specifications into implementable microarchitectures.

  • Verification: Work closely with the verification team to review verification plans, assist on debug, and become a partner in closing coverage.

  • Physical Design Collaboration: Collaborate with physical design on timing closure, floorplanning constraints, and DFT.

  • Design Reviews: Participate in design reviews and contribute to architecture decisions, not just implementation.

  • Tapeout & Bring-up: Support tapeout preparation, integration, and post-silicon bring-up as needed.

What Makes You a Great Fit

  • Hands-on experience writing production RTL in SystemVerilog and closing it through synthesis and place-and-route

  • Experience in closing coverage to a high level

  • At least one tapeout in your background, from any node and any company size

  • Experience working on datapaths, pipelines, or custom logic where the microarchitecture was not fully specified upfront

  • Strong debugging instincts across simulation, waveforms, and formal counterexamples

  • Ability to work directly with architects and physical designers without needing a large intermediary layer

  • Industry experience in ASIC or SoC design

Bonus Points

  • Experience at an AI chip company where design and verification were tightly coupled

  • Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6

  • Familiarity with RISC-V or other open ISAs

  • Experience with AI-assisted RTL or EDA tooling in your design workflow

  • Exposure to physical design constraints, floorplanning, or timing-driven RTL development

Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at [email protected].

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,742,653 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
New York
$100k – $167k per year • In office • Full-Time • PhD • Santa Clara
Python
Verilog
C++
Perl
Apply
≈ $92k – $168k per year (Estimated) • In office • Secret • 8+ years exp • Bachelor's Degree • Bloomington
Python
Rust
C
C++
C
Embedded C
DevOps
RTOS
CI/CD
Linux
IoT
FreeRTOS
Management
Agile
Apply
≈ $153k – $291k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Boise
Verilog
Apply
$90k – $120k per year • In office • 2+ years exp • Associate's Degree • Bedford
Java
C#
C++
DevOps
RTOS
Git
Chips/EDA
JTAG Debuggers
IoT
FreeRTOS
Apply
≈ $167k – $317k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
Cadence Innovus
Siemens Calibre
Synopsys StarRC
Apply
≈ $13k – $30k per year (Estimated) • Remote (Philippines) • Full-Time • 2+ years exp • Bachelor's Degree • Manila
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $101k – $296k per year (Estimated) • In office • Internship • Bachelor's Degree • Sunnyvale
C++
SystemVerilog
AI/ML
Machine Learning
Apply
$132k – $185k per year • Equity • In office • Full-Time • Bachelor's Degree • Redmond
C++
SystemVerilog
AI/ML
Machine Learning
Apply
≈ $15k – $42k per year (Estimated) • In office • Bachelor's Degree • George Town
Python
Verilog
SystemVerilog
VHDL
Apply
$114k – $127k per year • In office • TS/SCI • 2+ years exp • Bachelor's Degree • Scottsdale
Python
SystemVerilog
VHDL
DevOps
CI/CD
Git
Linux
Chips/EDA
Xilinx Vivado
Lattice Diamond
Apply
$200k – $400k per year • Hybrid • Full-Time • New York • London
Apply
$200k – $400k per year • Hybrid • Full-Time • PhD • London • New York
Python
C++
SystemVerilog
AI/ML
Quantization
Diffusion Models
LLM
KV Cache
Apply
$200k – $400k per year • Hybrid • Full-Time • New York • London • Zurich
Python
DevOps
HPC
Chips/EDA
Synopsys PrimeTime
Synopsys IC Compiler II
Cadence Pegasus
Apply
Hardware Engineer, PCB 3 months ago
$200k – $400k per year • Hybrid • Full-Time • New York • London • Copenhagen
Python
Perl
AI/ML
LLM
Chips/EDA
Cadence Allegro
OrCAD
Mentor Xpedition
Apply
≈ $196k – $357k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • New York • London
Python
SystemVerilog
Perl
AI/ML
AI Agents
Chips/EDA
Cadence Xcelium
UVM
Cadence vManager
Apply
Bartender 1 day ago
$48k per year • In office • Full-Time • High School Diploma • New York
Apply
≈ $101k – $190k per year (Estimated) • Remote (United States) • 5+ years exp • Chicago • New York
AI/ML
AI Agents
Marketing
HubSpot
Apply
$82k per year • In office • New York
DevOps
Incident Management
SLI/SLO/SLA
Apply
$83k – $157k per year • In office • 7+ years exp • Bachelor's Degree • New York
SQL
Databases
Db2
Oracle
Microsoft Fabric
AI/ML
Copilot
Cursor
Claude
DevOps
Rest API
Azure DevOps
Azure
CI/CD
Bicep
SOAP
Cybersecurity
HIPAA
Analytics
Power BI
ETL/ELT
Management
ServiceNow
Power Apps
Agile
Waterfall
Apply
In office • New York
Apply
See all jobs
This is one of many
1,742,653 more open roles from verified company boards, updated every day.