2,096,212open jobs
128,967companies
243,811added this week
Browse all
Location
In office (Bengaluru)
Seniority
Staff · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 4, 2026. First seen by Alion on Nov 2, 2026. NVIDIA scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We are looking for an IP Manager to join NVIDIA’s Networking front-end design team! In this role, you will lead and manage a cluster of IP teams responsible for both design and design verification (DV) of complex hardware IP blocks across NVIDIA’s next-generation SmartNIC and DPU products. You will own the end-to-end delivery of IPs - from micro-architecture definition and RTL implementation through functional verification, lint/CDC/RDC closure, synthesis, and silicon readiness.

We are looking for someone who thrives on building high-performing teams, driving IP execution across multiple parallel projects, and partnering with architecture, SoC integration, physical design, software, and program management teams to deliver world-class silicon.

What You’ll Be Doing:

  • Lead, mentor, and grow a team of design and verification engineers across a cluster of IP blocks. You will define team structure, hiring plans, and career development paths to build a strong, scalable organization.
  • Own the end-to-end execution of IP delivery - micro-architecture, RTL design, functional verification, coverage closure, assertions, formal verification, and synthesis handoff. You will set quality bars, review schedules, and drive milestone adherence across your IP cluster.
  • Define and drive verification strategies, test plans, coverage goals, and sign-off criteria for your IPs. Your team will develop UVM-based constrained-random and directed test environments, achieve functional and code coverage targets, and ensure robust regression infrastructure.
  • Partner with architecture, SoC integration, physical design, DFT, firmware, and software teams to resolve cross-functional dependencies, close interface specifications, and ensure seamless IP integration. We will look to you to identify risks early, drive trade-off decisions, and align technical priorities across stakeholders.
  • Establish and improve design and verification methodologies, best practices, reuse strategies, and automation flows to increase team productivity and IP quality across tape-outs.

What We Need To See:

  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 10+ years of experience in ASIC/SoC design or verification, including 2+ years in a people management or technical leadership role managing multi-engineer teams.
  • Strong understanding of digital design fundamentals - RTL coding (Verilog/SystemVerilog), micro-architecture, timing, clocking, reset, power management, and synthesis constraints.
  • Strong understanding of verification methodologies - e-specman/UVM, constrained-random verification, coverage-driven verification, assertions (SVA), and formal verification techniques.
  • Experience managing IP delivery across the full lifecycle - specification, design, verification, synthesis handoff, and post-silicon support.
  • Demonstrated ability to manage multiple IPs or projects in parallel, balancing resources, schedules, and quality trade-offs.
  • Experience with EDA tools for simulation, lint, CDC, RDC, synthesis, and debug.
  • Ability to communicate technical status, risks, and trade-offs clearly to engineering leadership and cross-functional partners.

Ways To Stand Out from the Crowd:

  • Experience with high-speed interfaces such as PCIe, NVLink, HBM, DDR, or high-speed SerDes IP blocks.
  • Experience building or scaling verification infrastructure - regression frameworks, coverage automation, CI/CD pipelines for hardware, or emulation/FPGA prototyping flows.
  • Hands-on experience with scripting and automation using Python, Perl, TCL, or shell scripting to improve team workflows.
  • Background in GPU, networking, or AI/HPC-related IP domains is a strong plus.

We support our people with competitive compensation, health and wellness programs, financial benefits, time away from work, family support, learning opportunities, and resources that help employees do their best work. Benefits may vary by location, role, and eligibility. NVIDIA is an equal opportunity employer. We are committed to creating an inclusive environment for all employees and applicants. We consider qualified applicants without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, disability, age, veteran status, or other protected status. We provide reasonable accommodations for applicants and employees with disabilities. If you need support during the application or interview process, please let our recruiting team know.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,096,212 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
DFT Lead 1 hour ago
In office · Hyderabad
Chips/EDA
Cadence Innovus
Cadence Xcelium
Cadence JasperGold
Cadence Conformal
Cadence Modus
Apply
In office · Full-Time · 6+ years exp · Master's Degree · Hyderabad
AI/ML
AI Agents
Agentic Workflows
Chips/EDA
Synopsys SpyGlass
Apply
In office · Full-Time · Bengaluru
C++
C++
OpenGL
Game Dev
GLSL
SPIR-V
RenderDoc
Apply
In office · 5+ years exp · Bengaluru
Apply
In office · 5+ years exp · Bachelor's Degree · Hyderabad
Apply
In office · Full-Time · 5+ years exp · Bachelor's Degree · Bengaluru
Apply
In office · Full-Time · 15+ years exp · PhD · Bengaluru
JavaScript
Apex
Apex
Salesforce Industries
AI/ML
Copilot
Cursor
Claude
AI Agents
Agentforce
Frontend
Web Components
Apply
≈ $29k – $51k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · Bengaluru · Gurgaon
AI/ML
Machine Learning
Management
Agile
Scrum
Apply
≈ $23k – $59k per year (Estimated) · In office · 7+ years exp · Bengaluru
Python
JavaScript
Java
TypeScript
Databases
MySQL
PostgreSQL
Apache Kafka
Frontend
Angular
React.js
DevOps
GCP
AWS
Docker
Kubernetes
Apply
≈ $13k – $34k per year (Estimated) · In office · Full-Time · 8+ years exp · Bengaluru
Python
SQL
Python
pySpark
Databases
Snowflake
AI/ML
Spark
DevOps
Rest API
CI/CD
Git
AWS
AWS Lambda
Amazon S3
Amazon CloudWatch
AWS Step Functions
Analytics
ETL/ELT
Informatica
DataStage
Management
Agile
Scrum
Apply
See all jobs
This is one of many
2,096,212 more open roles from verified company boards, updated every day.