1,462,498open jobs
88,979companies
225,193added this week
Browse all
Salary
$168k – $265k per year
Location
In office (Santa Clara, United States)
Seniority
Senior · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Oct 11, 2026. NVIDIA scores A on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We are now looking for a Senior Circuit Timing Engineer!

NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where every line of code and every chip design ripples across industries worldwide. We've built the computational backbone for autonomous systems, revolutionized data center architecture, and created the silicon that powers the AI revolution. Our resilience through decades of technological shifts has forged a unique engineering culture-one where ambitious projects meet exceptional talent. From deep learning frameworks to cutting-edge robotics, we're not just participants in the fourth industrial revolution; we're its architects. Discover how your engineering vision can reshape the world alongside ours.

What you'll be doing:

  • Participate in ground breaking processor design in deep submicron technologies.
  • Work as part of a global circuits team to design innovative circuits for hardware security, adaptive clocking, and power management solutions.
  • Drive timing analysis and signoff of custom circuit macros (digital, semi-custom and analog mixed-signal).
  • Validate timing of custom circuit designs using STA tools including Nanotime, PrimeTime, Tempus and various SPICE simulation tools.
  • Collaborate with cross-functional teams to improve the power, performance, area and reliability of NVIDIA's next generation products through custom circuit solutions and detailed transistor-level analysis.
  • Develop timing models and methodology for innovative and unique custom macro designs.
  • Transistor-level circuit design and timing, schematic entry, and layout delivery.
  • Integrate AI/ML techniques directly into the design process and methodology.
  • Work with PD, DFX, Clocks, and other teams on timing signoff strategy, timing constraints, timing and power convergence, DFT, as well as timing ECO implementation.

What we need to see:

  • BSEE/MS preferred in Electrical, Computer Engineering or equivalent experience.
  • 6+ years of digital circuit design experience for Masters and 8+ years for Bachelors.
  • Excellent understanding of deep submicron process issues and digital circuit design techniques is required.
  • Expertise and in-depth knowledge of industry standard STA tools such as Nanotime, Primetime, Tempus, and other timing analysis tools.
  • Hands on experience running Spice simulations, EM/IR analysis, and static timing analysis/closure is required.
  • Proven experience in timing constraints generation and management.
  • Hands on experience in design and analysis of low power circuits (power gating, decaps, multi-vt, etc..) is a plus.
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and glitch noise.
  • Solid understanding of extracted timing models and the usage of .libs in Primetime.
  • Knowledge of process variation effect modeling and experience in design convergence in multi GHz deep submicron technology.

Ways to stand out from the crowd:

  • Proven ownership and hands-on experience across the entire silicon design flow, from micro-architecture and RTL design to back-end execution, including Custom/Semi-Custom Circuit Design, Synthesis, Auto Place and Route, STA, and PVerf.
  • Proven capability in Post-Silicon characterization and debug, ensuring designs meet performance targets in hardware.
  • Track record of independently driving and delivering complex features from conception through tape-out and validation.
  • Knowledge of timing closure strategies for digital logic/macros part of AMS designs/IPs.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 15, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,462,498 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
$125k – $187k per year • Equity • In office • 5+ years exp • Bachelor's Degree • Kirkland • Washington
Python
MATLAB
Apply
CPU DFT Engineer 1 month ago
$140k – $250k per year • Hybrid • Full-Time • 7+ years exp • Austin • Santa Clara
Python
Verilog
Perl
Apply
$140k – $250k per year • Hybrid • Full-Time • 15+ years exp • Austin • Bengaluru • Santa Clara • Markham
Python
Rust
C++
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
$140k – $250k per year • Hybrid • Full-Time • 12+ years exp • Austin • Bengaluru • Santa Clara
Python
Perl
AI/ML
AI Agents
Apply
$140k – $250k per year • Hybrid • Full-Time • 15+ years exp • Austin • Santa Clara • Markham
Python
C++
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
SoC Physical Designer 12 hours ago
In office • Full-Time • Master's Degree • Tianjin
Python
C++
Perl
AI/ML
Machine Learning
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
≈ $119k – $293k per year (Estimated) • In office • 3+ years exp • Haifa
Python
AI/ML
Prompt Engineering
AI Agents
NVLink
DevOps
CI/CD
Git
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Synopsys StarRC
Ansys RedHawk
Apply
≈ $19k – $45k per year (Estimated) • In office • 3+ years exp • Ho Chi Minh City
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys IC Validator
Synopsys StarRC
Apply
≈ $20k – $49k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
AI/ML
Machine Learning
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
≈ $31k – $64k per year (Estimated) • In office • 5+ years exp • Da Nang
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Validator
Synopsys StarRC
Apply
$108k – $184k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Santa Clara
Python
Java
C++
Perl
DevOps
Linux
Windows
Apply
$116k – $190k per year • In office • Full-Time • Master's Degree • Santa Clara
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$108k – $178k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Python
Go
C++
Perl
C++
CMake
AI/ML
Agentic Workflows
DevOps
CI/CD
Git
Bazel
Apply
$168k – $265k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara
Python
Perl
Apply
$272k – $431k per year • In office • Full-Time • 18+ years exp • Bachelor's Degree • Santa Clara
Verilog
C++
VHDL
AI/ML
CUDA Toolkit
CUDA
Apply
≈ $165k – $372k per year (Estimated) • In office • Santa Clara
Apply
≈ $165k – $372k per year (Estimated) • In office • Santa Clara
Apply
≈ $165k – $372k per year (Estimated) • In office • Santa Clara
Apply
≈ $165k – $372k per year (Estimated) • In office • Santa Clara
Apply
≈ $165k – $372k per year (Estimated) • In office • Santa Clara
Apply
See all jobs
This is one of many
1,462,498 more open roles from verified company boards, updated every day.