1,787,266open jobs
103,812companies
266,330added this week
Browse all
Salary
≈ $177k – $324k per year (Estimated)
Location
In office (Santa Clara, Austin)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 16, 2026. First seen by Alion on Oct 16, 2026. NVIDIA scores A on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency using advanced analytics and AI, including LLMs trained specifically for power analysis.

NVIDIA’s leadership in accelerated computing depends on building the most energy-efficient GPUs and SoCs in the industry. As AI and graphics workloads scale explosively, we believe that Power Analysis and Optimization driven by AI and LLMs is the future-and a key differentiator for our next generations of GPUs and Tegra SoCs. In this role, you’ll be at the center of that effort-combining power architecture expertise with machine learning, reinforcement learning, data analytics, and large language models (LLMs) to invent new ways to model, analyze, and optimize energy consumption across full-chip and unit-level designs.

What You’ll Be Doing:

  • Analyze full-chip and unit-level power using internal and industry-standard RTL and gate-level power tools, and translate data into concrete design and architectural improvements.

  • Develop and productionize power-aware models and flows, including ML/RL-based techniques for anomaly detection, dynamic power management, and design-space exploration.

  • Design and train new LLMs that “learn the art” of power analysis from design data, power reports, bug histories, and best practices-so they can:

    • Assist engineers in interpreting complex power data

    • Propose likely root causes and candidate fixes

    • Recommend architectural and micro-architectural optimizations for power

  • Perform comparative power analysis across workloads, products, and design options to identify trends, anomalies, and optimization opportunities that aren’t obvious from first principles alone.

  • Partner closely with Architects, Performance, Software, ASIC Design, and Physical Design teams to interpret power data, root-cause power bugs, and drive fixes and design changes.

  • Prototype and evaluate new architectural features in Verilog, with a strong focus on their power and energy implications.

  • Automate and scale flows (Python/Perl/C++), and define new pipelines that fast-track power anomaly detection and close the loop between power data, AI models, and design decisions.

  • Apply AI to power optimization: build and deploy data-driven models-using machine learning, reinforcement learning, data analytics, and custom LLMs-to recommend or automatically tune power-efficient configurations and policies.

What We Need To See:

  • MS (or equivalent experience) and 5yrs experience OR PHD + 3yr experiencein EE/CE/CS or related fields.

  • Strong understanding of energy consumption, power estimation, data movement, and low-power design.

  • Familiarity with Verilog and ASIC design principles, and hands-on experience with tools such as PowerArtist, PrimePower/PrimePower RTL, RTL Architect, or similar.

  • Solid coding and automation skills, preferably in Python, Perl, and C++.

  • Experience or strong interest in machine learning, reinforcement learning, and data analytics, ideally applied to EDA, architecture, or system-level optimization.

  • Interest or experience in building and using LLMs or other foundation models as engineering copilots-especially for EDA/power/architecture workflows.

  • Excellent communication and collaboration skills to work effectively with cross-functional design and architecture teams.

  • A genuine desire to bring data-driven, AI-assisted decision-making into power architecture and help shape the energy profile of NVIDIA’s future products.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 20, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,787,266 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
Sr. FPGA Engineer II 4 hours ago
$143k – $239k per year • Equity • In office • TS/SCI • 8+ years exp • Bachelor's Degree • Long Beach
Python
VHDL
MATLAB
Chips/EDA
Altium Designer
Apply
$163k – $234k per year • In office • Full-Time • Master's Degree • Pleasanton
Quantum
IonQ
Apply
$175k – $215k per year • In office • Full-Time • PhD • Pleasanton
Chips/EDA
Altium Designer
Management
Agile
Quantum
IonQ
Apply
$140k – $175k per year • In office • Full-Time • Master's Degree • Pleasanton
Quantum
IonQ
Apply
$140k – $190k per year • Equity • In office • Full-Time • Bachelor's Degree • Pleasanton
Python
Rust
C++
MATLAB
MATLAB
Simulink
AI/ML
Quantization
Robotics
Inertial Navigation
Quantum
IonQ
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
See all jobs
This is one of many
1,787,266 more open roles from verified company boards, updated every day.