2,067,979open jobs
125,917companies
241,411added this week
Browse all
Location
In office (Tel Aviv)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 3, 2026. First seen by Alion on Nov 2, 2026. NVIDIA scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

NVIDIA is seeking a Physical Design and Timing Engineer to join our silicon implementation team. This role focuses on timing analysis, timing closure, and signoff quality across complex ASIC and SoC designs. You will work closely with physical design, front-end design, methodology, and CAD teams to drive robust implementation at advanced process nodes. This is a strong fit for an engineer who enjoys deep analysis, problem solving, and improving quality at block and full-chip levels.

What you’ll be doing:

  • Drive static timing analysis and timing closure for block and/or full-chip designs.
  • Develop, review, and debug timing constraints, scenarios, and signoff checks.
  • Analyze setup, hold, noise, and variation-related timing issues and drive closure with cross-functional teams.
  • Partner with physical design engineers on floorplan, CTS, route, ECO, and convergence activities.
  • Review reports, identify root causes of violations, and recommend high-quality fixes with minimal design impact.
  • Improve timing methodology, automation, and debug efficiency using Tcl, Perl, and/or Python.

What we need to see:

  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 5+ years of experience in ASIC or SoC physical design, timing analysis, or implementation.
  • Strong understanding of static timing analysis fundamentals, timing constraints, and timing closure.
  • Hands-on experience with industry-standard EDA tools such as PrimeTime, ICC2, Innovus, Tempus, or equivalent.
  • Experience debugging setup/hold violations, clocking issues, and ECO impacts.
  • Solid scripting skills in Tcl plus familiarity with Perl or Python.
  • Good communication skills and ability to work across design, CAD, and verification teams.

Ways to stand out from the crowd:

  • Experience with advanced-node implementation and signoff.
  • Knowledge of MMMC flows, SI, OCV/AOCV/POCV, and power-aware timing analysis.
  • Experience improving timing methodology or developing reusable automation.

We are an equal opportunity employer and value diversity at our company. We do not discriminate based on race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided a reasonable accommodation to participate in the job application or interview process, perform essential job functions, and receive other benefits and privileges of employment. Please contact us to request accommodation.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,067,979 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Tel Aviv
Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · Tel Aviv · Caesarea
Apply
$100k – $135k per year · Equity · In office · Nationals only · 3+ years exp · Bachelor's Degree · Redmond
Chips/EDA
Statistical Process Control
Life Sciences
Design of Experiments
Apply
$100k – $135k per year · Equity · In office · Nationals only · 1+ year exp · Bachelor's Degree · Redmond
SpaceTech
Siemens NX
Apply
$100k – $135k per year · Equity · In office · Nationals only · 1+ year exp · Bachelor's Degree · Redmond
SpaceTech
Siemens NX
Apply
$100k – $135k per year · Equity · In office · Nationals only · 3+ years exp · Bachelor's Degree · Redmond
Chips/EDA
Statistical Process Control
Life Sciences
Design of Experiments
Apply
In office · Full-Time · 3+ years exp · Bachelor's Degree · Tel Aviv · Beersheba
Apply
FinOps Engineer 1 day ago
Hybrid · Full-Time · 5+ years exp · Tel Aviv
AI/ML
AI Agents
DevOps
AWS
FinOps
Apply
In office · 2+ years exp · Tel Aviv
Cybersecurity
Wiz
Apply
In office · Full-Time · 5+ years exp · Bachelor's Degree · Tel Aviv · Ra'anana
C++
Apply
In office · Full-Time · 10+ years exp · Bachelor's Degree · Tel Aviv
Python
Bash
DevOps
CI/CD
Git
Bazel
Linux
Management
Agile
Scrum
Apply
See all jobs
This is one of many
2,067,979 more open roles from verified company boards, updated every day.