1,665,992open jobs
99,800companies
256,005added this week
Browse all
Salary
$116k – $190k per year
Location
In office (Santa Clara)
Seniority
Junior · 2+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Oct 6, 2026. NVIDIA scores A on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We are looking for a Signal Integrity & PCB design Engineer! NVIDIA is powering the next wave of AI and accelerated computing, and our PCB technology is a critical enabler of the world's highest-performance systems. Join our SI team to ensure that every board we ship meets the most demanding signal integrity requirements - from early material research through high-volume manufacturing. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

If you love solving complex signal integrity challenges and thrive on bridging the gap between design intent and manufacturing reality, we want to hear from you.

What you'll be doing:

  • Lead SI design activities, PCB stackup design, material selection, design guide implementation and post-layout analysis
  • System-level signal integrity simulation of PCIE, LPDDR/DDR/GDDR, MIPI, HDMI, USB and other interfaces.
  • Analyze and optimize Power delivery network (PDN) on PCBs.
  • Work closely with Package and PCB Design teams crafting solutions for system SI/PI performance
  • TDR & VNA measurement for PKG/PCB material characterization and model correlation

What we need to see:

  • BS/MS in Electrical Engineering (or equivalent experience) with minimum 2+ years of experience as a SI/PI engineer
  • Deep understanding of electromagnetics, transmission line theory and various channel components.
  • Experienced with Cadence Allegro PCB designer and Constraints Manager and or other PCB stackup designer tools
  • Understanding of impacts of high-volume PCB manufacturing on channel signal integrity
  • Experience with SI channel design solutions for industry standard interface like PCIE, DRAM, MIPI, HDMI, USB etc.
  • Hands on experience with HFSS, Sigrity, Hspice and/or similar industry standard tools

Ways to stand out from the crowd:

  • Experience of SI/PI design sign off process at platform level
  • Familiarity with PCB fabrication process, understanding of PCB and package material choice impact on SI performance
  • Familiarity with high-speed transmitter, receiver design, and various equalization schemes
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 10, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,665,992 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
$115k – $133k per year • In office • Full-Time • 3+ years exp • Durham
Python
MATLAB
Apply
Hardware Engineer II 2 months ago
≈ $83k – $161k per year (Estimated) • Hybrid • 2+ years exp • Bachelor's Degree • Phoenix
Apply
$69k – $131k per year • In office • Secret • Full-Time • 2+ years exp • Master's Degree • Lowell • Marlborough
MATLAB
Chips/EDA
Cadence Virtuoso
Mentor Xpedition
Apply
$69k – $131k per year • In office • Secret • Full-Time • Master's Degree • United States
Python
C++
MATLAB
Apply
$79k – $112k per year • In office • Full-Time • 4+ years exp • Bachelor's Degree • Perry
Python
C#
C++
C++
Qt
DevOps
Linux
Windows
Apply
≈ $37k – $93k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Xi'an
DevOps
Wi-Fi
Chips/EDA
Cadence Allegro
OrCAD
IoT
MQTT
Apply
≈ $22k – $51k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
Perl
Chips/EDA
Synopsys HSPICE
Apply
≈ $42k – $88k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Cadence Sigrity
Apply
≈ $61k – $117k per year (Estimated) • In office • Full-Time • Moscow
DevOps
Git
Chips/EDA
Altium Designer
Cadence Allegro
Management
Jira
Apply
≈ $33k – $71k per year (Estimated) • In office • Full-Time • Moscow
Chips/EDA
Cadence Allegro
Design
SolidWorks
Apply
$168k – $265k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara
Chips/EDA
Synopsys PrimeTime
Apply
$216k – $339k per year • In office • Full-Time • 8+ years exp • PhD • Santa Clara
Analytics
Microsoft Excel
Management
Microsoft Office
Apply
$108k – $184k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Santa Clara
Python
Java
C++
Perl
DevOps
Linux
Windows
Apply
$116k – $190k per year • In office • Full-Time • Master's Degree • Santa Clara
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$168k – $265k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara
Python
Perl
Apply
≈ $105k – $191k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Santa Clara
Apply
$224k – $357k per year • In office • Full-Time • 8+ years exp • PhD • Santa Clara
C++
AI/ML
CUDA Toolkit
Multimodal AI
Diffusion Models
VLM
TensorRT
OpenMP
Transformers
CUDA
Triton
MLIR
Apache TVM
XLA
Physical AI
DevOps
Linux
Apply
≈ $43k – $97k per year (Estimated) • In office • Full-Time • Santa Clara
Apply
≈ $45k – $121k per year (Estimated) • In office • Full-Time • Santa Clara
Apply
≈ $86k – $207k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara
Apply
See all jobs
This is one of many
1,665,992 more open roles from verified company boards, updated every day.