368,530open jobs
9,432companies
50,439added this week
Browse all
Salary
$44k – $61k per year
Location
In office (Catania)
Seniority
Junior
Employment
Full-Time
Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch semiconductor manufacturer headquartered in Eindhoven and founded in 2006 as a spin-off from Philips. The company designs and produces a wide range of products including microcontrollers, application processors, communication processors, analog and power management devices, and connectivity solutions. It operates globally with manufacturing facilities and research centers across Europe, Asia, and the Americas, primarily serving the automotive, industrial, IoT, and mobile markets.

NXP’s Industrial & IoT Edge solutions range from the smallest MCUs to very high-performance processors to provide real-time insights and efficient automation when performance matters most. NXP’s advanced portfolio of edge processing solutions lets developers explore their most innovative ideas with confidence, enabling applications across the autonomous home, industrial automation, and personal electronics.

NXP is building new teams in Catania to create high impact micro-controllers (MCU) as part of NXP’s intelligent AI at the Edge. This team will include a wide range of engineering talent from analog to SOC digital design. Full product development local will product world class products at a world class pace.

This team will include all key engineering disciplines in Analog and Digital Design, Architecture definition, Verification, DfT and Physical Design to produce high performance and quality products.

Your Responsibilities.

  • Develop digital sub-circuits related to complex System-on-Chip (SOC) based on pre-defined specification, RTL coding (Verilog/SystemVerilog), synthesis, static timing analysis (STA), formal verification, and power analysis competences. Contribute to design for testability (DFT) implementation and verification, debugging skills.

  • Collaborate closely with analog, mixed-signal, and software teams to define interfaces, optimize system performance and ensure seamless integration.

  • Follow design methodologies shared among the team to guarantee time schedule and satisfy quality targets criteria.

  • Perform comprehensive design verification using simulation tools, formal verification techniques, and hardware emulation.

  • Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality.

  • Generate detailed design documentation, including specifications, test plans, and design reviews.

  • Stay abreast of industry trends, emerging technologies, and best practices in digital IC design methodology shared in the team.

Your Profile.

  • Bachelor’s or Master's degree in Electrical Engineering, Electronics Engineering, or related field.

  • Expertise in Verilog/SystemVerilog for RTL design and verification.

  • Familiarity with industry-standard EDA tools for RTL coding and synthesis, STA, formal verification.

  • Understanding of digital circuits design, timing analysis, power integrity, and low-power design techniques. Basic knowledge of UVM is a plus.

  • Attitude to problem-solving, attention to details and ability to work in team oriented environment.

-----------

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 38,000 € and 52,300 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

-----------

#LI-7795
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Catania
$55k – $153k per year (Estimated) • In office • Full-Time • Bristol
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
$30k – $72k per year (Estimated) • Remote/Hybrid • Full-Time • 6+ years exp • Bachelor's Degree • Bengaluru
Perl
Python
SystemVerilog
Chips/EDA
Formal Verification
UVM
Apply
$117k – $232k per year (Estimated) • In office • Full-Time • 7+ years exp • Master's Degree • San Jose
Bash
C++
Python
SystemVerilog
Chips/EDA
UVM
Apply
$19k – $49k per year (Estimated) • In office • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Chips/EDA
Xilinx Vivado
Apply
$18k – $49k per year (Estimated) • Remote/Hybrid • Bachelor's Degree • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Apply
Remote/Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Bucharest
C++
Python
C++
LLVM
PyTorch C++
TensorFlow C++
AI/ML
ONNX
PyTorch
TensorFlow
TensorRT
Edge AI
Apply
$54k – $128k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Caen • Eindhoven
C++
MATLAB
Python
Apply
$37k – $76k per year (Estimated) • In office • Full-Time • 8+ years exp • Pune
Perl
Python
SystemVerilog
Verilog
AI/ML
AI Agents
Apply
$37k – $77k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Pune
C++
Python
AI/ML
Anomaly Detection
AI Agents
DevOps
CI/CD
Apply
$80k – $192k per year (Estimated) • In office • Full-Time • 7+ years exp • PhD • Hamburg
AI/ML
Edge AI
Apply
$71k – $97k per year • In office • Full-Time • 10+ years exp • Catania
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$44k – $61k per year • In office • Full-Time • Master's Degree • Catania
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
$59k – $81k per year • In office • Full-Time • 5+ years exp • Master's Degree • Catania
Perl
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Apply
$44k – $61k per year • In office • Full-Time • 2+ years exp • Master's Degree • Catania
Perl
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Apply
Junior DV Engineer 26 days ago
$36k – $50k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Catania
Perl
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Apply
See all jobs
This is one of many
368,530 more open roles from verified company boards, updated every day.