1,658,354open jobs
99,405companies
252,979added this week
Browse all
Salary
≈ $32k – $93k per year (Estimated)
Location
In office (Tianjin)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 11, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.

Responsibilities

  • Main responsibility on SoC design for MCU/MPU with security and connectivity, which targets IoT/Edge/Auto application.
  • Responsibility to design subsystem and top logic/integration for SoC.
  • Responsibility on quality of SoC design with quality check flow, such as LINT/CDC/RDC/CLP.
  • Support IP design and SoC verification.
  • Work closely with other function teams on architecture definition as well as power/timing analysis.
  • Join design methodology innovation for application

Requirements

  • Master or bachelor’s degree, majoring in Microelectronics, electronic engineering, computer science or relevant disciplines.
  • Experience on design or verification with Verilog/SV/VHDL.
  • Understand SoC digital design and verification flow.
  • Excellent problem analyzing/solving skills. Good collaboration skillset to support global projects. Hard working and team player.
  • Good knowledge in C language, Verilog/VHDL/System Verilog.
  • Nice to have experience in AI.
  • Nice to have know-how of ARM or AMBA system.

More information about NXP in Greater China...

#LI-6650
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,658,354 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Tianjin
≈ $20k – $49k per year (Estimated) • In office • Bachelor's Degree • Beijing
Python
Kotlin
DevOps
Git
Linux
Windows
Management
Microsoft Office
Apply
≈ $37k – $90k per year (Estimated) • In office • Full-Time • 1+ year exp • Beijing
Python
JavaScript
C++
Node JS
DevOps
GitOps
Kubernetes
Apply
≈ $44k – $129k per year (Estimated) • In office • Full-Time • Beijing
Verilog
Apply
≈ $42k – $121k per year (Estimated) • In office • Full-Time • Beijing
Apply
≈ $48k – $140k per year (Estimated) • In office • Full-Time • Shanghai
Apply
$231k – $347k per year • In office • 10+ years exp • Bachelor's Degree • Long Beach
Verilog
SystemVerilog
VHDL
Chips/EDA
Cadence Sigrity
Keysight ADS
Ansys SIwave
HyperLynx
Apply
≈ $108k – $211k per year (Estimated) • In office • Full-Time • 3+ years exp • PhD • Austin
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
LLM
DevOps
Linux
Unix
Chips/EDA
UVM
Formal Verification
Apply
$125k – $181k per year • Remote (United States) • Full-Time • 8+ years exp • Colorado Springs • Durham
Python
Verilog
C++
SystemVerilog
Apply
FPGA Designer 1 day ago
In office • Full-Time • Bengaluru
Verilog
Management
Agile
Apply
≈ $38k – $105k per year (Estimated) • In office • 3+ years exp • Master's Degree • Córdoba • Buenos Aires
Python
Verilog
DevOps
CI/CD
Git
Platform Engineering
Linux
Chips/EDA
Xilinx Vivado
Apply
≈ $32k – $94k per year (Estimated) • In office • Full-Time • Master's Degree • Tianjin
Python
C++
Perl
AI/ML
Machine Learning
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
≈ $85k – $164k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Shanghai
Apply
≈ $37k – $106k per year (Estimated) • In office • Part-Time • Bachelor's Degree • Shanghai
Python
C++
MATLAB
AI/ML
Machine Learning
Apply
≈ $108k – $211k per year (Estimated) • In office • Full-Time • 3+ years exp • PhD • Austin
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
LLM
DevOps
Linux
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $25k – $56k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Noida
Rust
DevOps
RTOS
Linux
IoT
Zephyr OS
Apply
≈ $32k – $94k per year (Estimated) • In office • Full-Time • Master's Degree • Tianjin
Python
C++
Perl
AI/ML
Machine Learning
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
In office • Full-Time • Tianjin
Apply
DEVOPS ENGINEER L4 1 day ago
≈ $20k – $55k per year (Estimated) • In office • 5+ years exp • Tianjin
Apply
In office • Full-Time • Shanghai • Tianjin • Beijing
Apply
≈ $20k – $46k per year (Estimated) • In office • 3+ years exp • Tianjin
Apply
See all jobs
This is one of many
1,658,354 more open roles from verified company boards, updated every day.