Senior Design Engineer

Onsemi • Master's Degree • Verilog • 1 day ago
Apply now
Save
368,941open jobs
9,452companies
47,951added this week
Browse all
Location
In office
Seniority
Senior · 2+ years exp
Overview
Company
Impact
Profile match

Onsemi

Headquartered in Scottsdale, Arizona, Onsemi is a global semiconductor manufacturer specializing in intelligent power and intelligent sensing technologies. The company designs and produces silicon carbide power modules, image sensors, MOSFETs, and mixed-signal integrated circuits engineered for high-efficiency applications. Additionally, it primarily serves the automotive and industrial markets, providing critical hardware for electric vehicle powertrains, advanced driver-assistance systems (ADAS), and renewable energy infrastructure.
onsemi.com • HQ: Scottsdale, United States • Information Technology • Artificial Intelligence • Internet of Things • Hardware • 1001-5000 employees • Est. 1999

A senior analog design engineer is required to support key customer accounts and also to advance use of AI in field of analog design.

A Senior Analog Design engineer is expected to quickly take an analog design block through all phases of the development process, including design, simulation, and supervision of the layout/verification processes and evaluation/debug of silicon samples. A Senior Analog IC Design Engineer, will be responsible for individual block designs using CMOS process. That person will work with the latest Cadence analogue design tools (Virtuoso Composer, Verilog) Spectre and appropriate PC-based tools. The nature of the circuits is Mixed Signal involving blocks such as switched capacitor amplifiers, data converters, charge pumps, references, voltage buffers, IO circuits and digital building blocks. The engineer is also expected to handle silicon debug tasks.

Analog engineer is expected to have PhD or Masters Degree in field of Electrical Engineering/Electronics with 2 years of experience and with strong fundamentals in Analog Design like capacitors, MOS transistors, amplifiers. Analog engineer should have knowledge of application of AI in the field of design.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,941 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
RTL Design Engineer 7 hours ago
≈ $87k – $168k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • Phoenix • Hillsboro
Assembly
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Apply
≈ $84k – $163k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Folsom
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
In office • Internship • Hyderabad
Perl
Python
Verilog
Apply
≈ $115k – $228k per year (Estimated) • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Scottsdale
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Apply
≈ $110k – $219k per year (Estimated) • Equity • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Boston
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Apply
≈ $105k – $214k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Cork
MATLAB
Perl
Python
SystemVerilog
Verilog
Apply
≈ $110k – $218k per year (Estimated) • In office • 3+ years exp • Master's Degree • Scottsdale
AI/ML
AI Agents
FastAI
PyTorch
Robotics
Digital Twin
Chips/EDA
Ansys HFSS
Ansys SIwave
Design
SolidWorks
Apply
≈ $100k – $198k per year (Estimated) • In office • Master's Degree • Raleigh
C++
Verilog
VHDL
Apply
INTERN 2 days ago
In office • Internship • Bratislava
JavaScript
PHP
Python
TypeScript
Frontend
React.js
DevOps
CI/CD
Docker
Kubernetes
Apply
In office • 7+ years exp • Bachelor's Degree • Lapu-Lapu
C++
Apply
See all jobs
This is one of many
368,941 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles