Easy applyno account needed

Digital Design engineer: Senior staff engineer / Staff engineer

OmniVision • Japanese • Verilog • SystemVerilog • 4 days ago
Smart Apply
Similar jobs
1,831,326open jobs
105,493companies
270,123added this week
Browse all
Salary
≈ $69k – $144k per year (Estimated)
Location
In office (Yokohama)
Seniority
Staff · 7+ years exp

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Oct 14, 2026.

Overview
Company
Impact
Profile match

OmniVision

OmniVision is a fabless semiconductor company headquartered in Santa Clara, California, developing CMOS image sensors, analog and mixed-signal products, display driver solutions and related imaging technology for smartphones, automotive, medical, security and other applications. Founded in 1995 and owned since 2019 by China's Will Semiconductor, it runs design, test and support centres across Asia, Europe and the United States, including Yokohama, Singapore, Oslo, Munich and Mechelen. It hires analog, digital, pixel, NPU and mixed-signal design engineers, process integration, characterization, product and test engineers, functional safety and quality specialists and IT and security staff.
ovt.com • HQ: Santa Clara, United States • Displays & Panel Technology • Car Electronics • Sensors & Transducers • Manufacturing • Hardware • 1001-5000 employees • Est. 1995
Tech stack of OmniVision

Description

Responsibilities:

  • Responsible for RTL design and verification using Verilog and System Verilog
  • Define System Architecture and/or Block level Micro Architecture based on product features and performance requirements, also with gate count and power estimation
  • Work closely with Analog Design Engineers to develop Sensor Timing Control logic
  • Implement Image Signal Processing blocks into System
  • Optimize Design for Low Power consumption
  • Work on Physical Design (Synthesis, Formal Verification, STA, DFT)
  • Silicon bring-up and production support

Requirements:

  • 7+ years experience with RTL design and verification
  • Experience as a Technical Leader to develop Digital System on silicon
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Result oriented and embrace change behaviors
  • Experience / knowledge in CMOS Image Sensor and/or Image Signal Processing is a plus
  • Experience / knowledge in mixed-signal design is a plus
  • Language skill: Japanese Business and English Business
  • Project management / People management experience and skill is a plus
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,831,326 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Yokohama
$32k – $61k per year • In office • Full-Time • Sakai
Apply
$32k – $61k per year • In office • Full-Time • Tokyo
Apply
$379k – $531k per year • In office • Saitama
Apply
$28k – $44k per year • In office • Full-Time • Tokyo
C#
C#
.NET
DevOps
Azure DevOps
Azure
GitLab
Apply
$20k – $30k per year • In office • Full-Time • Yokohama
VHDL
Chips/EDA
Siemens ModelSim
LTspice
Apply
$107k – $133k per year • In office • Full-Time • Bachelor's Degree • Cambridge
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
CI/CD
Apply
Remote (United States) • Contractor
SystemVerilog
Chips/EDA
UVM
Apply
≈ $180k – $408k per year (Estimated) • In office • Bachelor's Degree • Sunnyvale
Verilog
DevOps
Platform Engineering
Apply
≈ $180k – $408k per year (Estimated) • In office • Bachelor's Degree • Irvine
Verilog
DevOps
Platform Engineering
Apply
≈ $180k – $408k per year (Estimated) • In office • Bachelor's Degree • San Diego
Verilog
DevOps
Platform Engineering
Apply
≈ $64k – $132k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Yokohama
Apply
≈ $51k – $116k per year (Estimated) • In office • 3+ years exp • Master's Degree • Yokohama
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $50k – $113k per year (Estimated) • In office • Bachelor's Degree • Yokohama
Verilog
DevOps
Linux
Unix
Chips/EDA
Synopsys HSPICE
Apply
$111k – $140k per year • In office • 4+ years exp • Master's Degree • Santa Clara
Apply
$132k – $135k per year • In office • 2+ years exp • Master's Degree • Santa Clara
Python
Apply
≈ $42k – $95k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Yokohama
Apply
≈ $33k – $76k per year (Estimated) • In office • Full-Time • Yokohama
Apply
In office • Full-Time • Yokohama
Management
Outlook
Apply
$51k – $63k per year • In office • Full-Time • Yokohama
Apply
$51k – $57k per year • In office • Full-Time • Yokohama
Apply
See all jobs
This is one of many
1,831,326 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles