412,150open jobs
14,278companies
71,227added this week
Browse all
Salary
$58k – $108k per year
Location
Remote/Hybrid
Seniority
Junior · 2+ years exp
Overview
Company
Impact
Profile match
Dedicated to making data faster and safer, Rambus creates innovative hardware and services that drive technology advancements to data centers, IoT, AI & more!

Overview

As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will work closely with specification developers, digital & analog designers, and physical design teams to realize efficient and highest performance designs. The position is for DDR5 and DDR6 enterprise-class memory interface products to grow the Memory Interface Chip Business Unit.

Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.

Responsibilities

  • Develop system Verilog RTL IP, logic, and state machines for next generation products
  • Perform block level design integration and block level simulations to qualify behavior
  • Document design implementation with descriptions and functional diagrams
  • Estimate and track power, performance, area (PPA) tradeoffs for RTL designs
  • Collaborate with design team members individually and in group meetings to track status and ensure design implementation achieves desired outcomes
  • Review and improve Static Timing Analysis (STA) results
  • Creating Verilog functional models to be used in simulations
  • Work closely with verification team to debug verification results
  • Support validation team during chip power-on and debug efforts
  • Perform design quality checks with CDC/RDC/LINT tools

Qualifications

  • BS in Electrical Engineering with 2-3 years experience, or MS in Electrical Engineering or Computer Engineering with 0-1 year of experience
  • Coursework: Digital Integrated Circuits, Advanced VLSI Systems, Advanced Computer Architecture, Embedded Systems, Design and Analysis of Algorithms, Fundamentals of Machine Learning
  • Background in Digital RTL design including standard LEC, CDC, Lint, DFT, BIST, STA tools
  • High aptitude with Verilog and SystemVerilog
  • Ability to document design techniques, test, and verification methodology.
  • Python/perl script development
  • Interface with debug, test, product, and reliability engineers for product qualification

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

The US salary range for this full-time position is $58,000 to $108,000. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
412,150 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$107k – $199k per year • Remote/Hybrid • 5+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Apply
$31k – $73k per year (Estimated) • Remote/Hybrid • 6+ years exp • Master's Degree • Sofia
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
Remote/Hybrid • 3+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
$127k – $288k per year • Equity • Remote/Hybrid • 10+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Apply
$31k – $73k per year (Estimated) • Remote/Hybrid • 6+ years exp • Master's Degree • Sofia
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$134k – $249k per year • Equity • In office • 10+ years exp • Master's Degree
Chips/EDA
Ansys RedHawk
Cadence Allegro
Ansys Totem
Apply
$107k – $199k per year • Remote/Hybrid • 5+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Apply
$108k – $200k per year • Remote/Hybrid • 5+ years exp
Apply
$31k – $73k per year (Estimated) • Remote/Hybrid • 6+ years exp • Master's Degree • Sofia
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$158k per year • Remote/Hybrid • 12+ years exp • Bachelor's Degree
Python
Perl
Apply
See all jobs
This is one of many
412,150 more open roles from verified company boards, updated every day.