791,964open jobs
50,470companies
123,351added this week
Browse all
Salary
≈ $63k – $137k per year (Estimated)
Location
In office (Seongnam)
Seniority
Senior · 5+ years exp

Confirmed on the employer's own hiring board on Sep 25, 2026. First seen by Alion on Jan 28, 2026. Rebellions scores C on the Alion truth index.

Overview
Company
Impact
Profile match
Rebellions is a South Korean semiconductor company founded in 2020 by former Wall Street quantitative engineers and IBM chip designers to build accelerators specialised for AI inference rather than training. Its ATOM processor targets efficiency per watt in data centre inference, and the follow-on REBEL design uses chiplet packaging to scale to large language model workloads. The company merged with Sapeon Korea, the AI chip unit of the SK group, to consolidate the domestic effort against foreign GPUs, becoming South Korea's first AI semiconductor unicorn and working closely with SK Telecom, KT and Samsung Foundry.

About the Job

We are seeking a System Architecture Engineer to join our Architecture team and lead the definition of clock, reset, peripheral, and GPIO architectures across complex SoC systems. This role focuses on system-level architecture, spanning multi-chiplet, multi-chip, and board-level considerations, and plays a critical role in enabling scalable, robust, and reusable silicon platforms.

The ideal candidate will work closely with SoC architects, IP design, physical design, package/board and software/firmware engineers to ensure that system architecture decisions are coherent, extensible, and production-quality.

Responsibilities and Opportunities

  • Define clocking and reset architecture at the system and SoC level, considering multi-chiplet, multi-chip package, board-level integration, power domain, clock domain, and reset domains
  • Architecting peripheral and GPIO subsystems to support diverse system use cases and physical configurations
  • Ensure architectural consistency across SoC, package, board boundaries
  • Collaborate with power architects to align clock/reset architecture with power states and DVFS strategies
  • Provide architectural guidance during design exploration with design engineers

Key Qualifications

  • Master’s or higher degree in Electrical Engineering, Computer Science, or a related field
  • 5+ years of experience in SoC and system architecture
  • Comprehensive understanding of the full SoC design, clocking/reset design principles, power/clock/reset domain interactions, peripheral and GPIO subsystem design

전형절차

  • 서류전형 > On-line 인터뷰 > On-site 인터뷰 > Culture-fit 인터뷰 > 처우 협의 > 최종 합격
  • 전형절차는 직무별로 다르게 운영될 수 있으며, 일정 및 상황에 따라 변동될 수 있습니다.
  • 전형 일정 및 결과는 지원 시 작성하신 이메일로 개별 안내드립니다.

참고사항

  • 본 공고는 모집 완료 시 조기 마감될 수 있습니다.
  • 지원서 내용 중 허위사실이 있는 경우에는 합격이 취소될 수 있습니다.
  • 채용 및 업무 수행과 관련하여 요구되는 법령 상 자격이 갖추어지지 않은 경우 채용이 제한될 수 있습니다.
  • 보훈 대상자 및 장애인 여부는 채용 과정에서 어떠한 불이익도 미치지 않습니다.
  • 담당 업무 범위는 후보자의 전반적인 경력과 경험 등 제반사정을 고려하여 변경될 수 있습니다. 이러한 변경이 필요할 경우, 최종 합격 통지 전 적절한 시기에 후보자와 커뮤니케이션 될 예정입니다.
  • 채용 관련 문의사항은 아래 메일 주소로 문의바랍니다.
  • [email protected]
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
791,964 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Seongnam
≈ $53k – $115k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree
Chips/EDA
Cadence Allegro
Mentor PADS
Design
AutoCAD
Management
Microsoft Office
Apply
≈ $67k – $144k per year (Estimated) • In office • Full-Time • 5+ years exp • Seoul
Verilog
SystemVerilog
DevOps
HPC
Apply
≈ $68k – $146k per year (Estimated) • In office • Full-Time • 10+ years exp • Seoul
Chips/EDA
UVM
Synopsys ZeBu
Siemens Veloce
Apply
≈ $53k – $116k per year (Estimated) • Remote (South Korea) • Full-Time • 4+ years exp • Seoul
Python
C++
Databases
RabbitMQ
Apache Kafka
DevOps
Git
Docker
Linux
TCP/IP
Wi-Fi
IoT
MQTT
Apply
≈ $57k – $148k per year (Estimated) • In office • Internship • Seongnam
MATLAB
Apply
≈ $66k – $143k per year (Estimated) • In office • 6+ years exp • Seongnam
C
C++
C
GCC
C++
CMake
AI/ML
Model Context Protocol
DevOps
RTOS
Linux
Chips/EDA
PoC Library
IoT
FreeRTOS
Apply
≈ $82k – $167k per year (Estimated) • In office • 5+ years exp • Master's Degree • Seongnam
Apply
≈ $56k – $145k per year (Estimated) • In office • Seongnam
AI/ML
CUDA Toolkit
OpenCL
CUDA
ROCm
DevOps
RTOS
Linux
Apply
≈ $68k – $148k per year (Estimated) • In office • 5+ years exp • Master's Degree • Seongnam
DevOps
HPC
Apply
RTL Engineer 1 day ago
≈ $56k – $144k per year (Estimated) • In office • PhD • Seongnam
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Apply
≈ $54k – $118k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Seongnam
C++
DevOps
RTOS
Linux
Apply
≈ $42k – $99k per year (Estimated) • In office • Full-Time • Seongnam
AI/ML
LLM
DevOps
GitHub
Chips/EDA
Synopsys HSPICE
Apply
≈ $66k – $143k per year (Estimated) • In office • Full-Time • 5+ years exp • Seongnam
AI/ML
LLM
DevOps
GitHub
Chips/EDA
Synopsys HSPICE
Apply
≈ $55k – $142k per year (Estimated) • In office • Full-Time • Seongnam
Verilog
DevOps
GitHub
Chips/EDA
Cadence Virtuoso
Apply
≈ $65k – $141k per year (Estimated) • In office • Full-Time • 5+ years exp • Seongnam
Python
Verilog
Perl
AI/ML
LLM
DevOps
GitHub
Chips/EDA
Synopsys Design Compiler
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys SpyGlass
Cadence JasperGold
Formal Verification
Cadence Genus
Cadence Tempus
Management
Slack
Apply
See all jobs
This is one of many
791,964 more open roles from verified company boards, updated every day.